[torch.compile] Add compile-only mode

Summary ======= This PR is on the way to overlapping torch.compile and weight loading. See [design doc]([https://docs.google.com/document/d/1hssZeQv_lJlKqOr0vfpoqEUNn4ASGHVRB9a49yhcY6E/edit?tab=t.0](https://docs.google.com/document/d/1hssZeQv_lJlKqOr0vfpoqEUNn4ASGHVRB9a49yhcY6E/edit?tab=t.0)) and [proof-of-concept PR](https://github.com/vllm-project/vllm/pull/36072) and [RFC](https://github.com/vllm-project/vllm/issues/34956) - Adds `vllm compile <model> [options]` CLI command and `vllm.compile_model()` Python API - These APIs populate vLLM's torch.compile cache and do nothing else. A subsequent `vllm serve` call can read from the cache and perform a warm start. - They also use minimal GPU memory. This is accomplished through a combination of using FakeTensors (tensors with no storage that report device correctly) and Meta tensors (tensors with no storage that report device="meta"). Note that there is still some minimal GPU memory allocation (< 10 Mb, from GPUModelRunner runtime buffers), I did not go track down all of it, but I'm also not sure it matters. - In the future we can extend "vllm compile" to more than just torch.compile; for example, if vLLM uses triton kernels, or JIT'ed flashinfer kernels, `vllm compile` may also just compile those and saved the compiled artifacts somewhere. How it works ============ - `FakeModelLoader` wraps the real model loader. It initializes weights on `meta` device and runs weight post-processing on meta tensors. - Before torch.compile tracing, `swap_meta_params_to_fake()` converts meta params to FakeTensors. This is required so that torch.compile sees Tensors with the correct devices. - In theory we should also get the FakeModelLoader to give us FakeTensors, but FakeTensors do not yet support the type of Tensor subclasses that vLLM uses. - We raise the `CompilationDone` exception after cache artifacts are saved to avoid executing with fake tensors. (calling torch.compile performs both the compilation and an initial run of invoking the compiled artifact with the inputs) - `EngineCore` early-returns after `compile_or_warm_up_model`, skipping KV cache allocation, scheduler, and sampler setup Test plan ========= - Added tests for compile_only cold start followed by a warm start. The tests verify that the compile_only cold start uses no GPU memory, and the warm start does end up reading from the cache. Future work =========== In the following order: - add an option to overlap torch.compile and weight loading. The main process will do weight loading while spawning a new process to do compile-only work (that does not use gpu memory) - Extend this design to more weight loading schemes. For example, we currently support no weight processing. This will involve getting the additional weight processing to support meta tensors. Signed-off-by: Richard Zou <zou3519@gmail.com>
2026-03-31 19:23:55 -07:00
1122 changed files with 20702 additions and 88088 deletions
@@ -8,8 +8,8 @@ run_all_patterns:
  - "CMakeLists.txt"
  - "requirements/common.txt"
  - "requirements/cuda.txt"
-  - "requirements/build/cuda.txt"
-  - "requirements/test/cuda.txt"
+  - "requirements/build.txt"
+  - "requirements/test.txt"
  - "setup.py"
  - "csrc/"
  - "cmake/"
@@ -6,8 +6,8 @@ run_all_patterns:
  - "CMakeLists.txt"
  - "requirements/common.txt"
  - "requirements/xpu.txt"
-  - "requirements/build/cuda.txt"
-  - "requirements/test/cuda.txt"
+  - "requirements/build.txt"
+  - "requirements/test.txt"
  - "setup.py"
  - "csrc/"
  - "cmake/"
@@ -5,6 +5,7 @@ steps:
    depends_on: []
    device: amd_cpu
    no_plugin: true
+    soft_fail: true
    commands:
    - >
      docker build
@@ -46,7 +46,7 @@ steps:
  - tests/models/language/pooling/
  commands:
    - |
-      bash .buildkite/scripts/hardware_ci/run-cpu-test.sh 40m "
+      bash .buildkite/scripts/hardware_ci/run-cpu-test.sh 30m "
      pytest -x -v -s tests/models/language/generation -m cpu_model
      pytest -x -v -s tests/models/language/pooling -m cpu_model"

@@ -99,7 +99,7 @@ steps:
    - |
      bash .buildkite/scripts/hardware_ci/run-cpu-test.sh 45m "
      pytest -x -v -s tests/models/multimodal/generation --ignore=tests/models/multimodal/generation/test_pixtral.py -m cpu_model --num-shards=$$BUILDKITE_PARALLEL_JOB_COUNT --shard-id=$$BUILDKITE_PARALLEL_JOB"
-  parallelism: 3
+  parallelism: 2

 - label: "Arm CPU Test"
  depends_on: []
@@ -1,68 +0,0 @@
-#!/bin/bash
-set -euo pipefail
-
-# Build a vLLM test image with PyTorch nightly installed.
-# Called by the pipeline generator's "vLLM Against PyTorch Nightly" group.
-
-if [[ $# -lt 5 ]]; then
-  echo "Usage: $0 <registry> <repo> <commit> <branch> <image_tag>"
-  exit 1
-fi
-
-REGISTRY=$1
-REPO=$2
-BUILDKITE_COMMIT=$3
-BRANCH=$4
-IMAGE_TAG=$5
-
-# --- Arguments ---
-echo "--- :mag: Arguments"
-echo "REGISTRY: ${REGISTRY}"
-echo "REPO: ${REPO}"
-echo "BUILDKITE_COMMIT: ${BUILDKITE_COMMIT}"
-echo "BRANCH: ${BRANCH}"
-echo "IMAGE_TAG: ${IMAGE_TAG}"
-
-# --- ECR login ---
-echo "--- :key: ECR login"
-aws ecr-public get-login-password --region us-east-1 \
-  | docker login --username AWS --password-stdin "$REGISTRY"
-aws ecr get-login-password --region us-east-1 \
-  | docker login --username AWS --password-stdin 936637512419.dkr.ecr.us-east-1.amazonaws.com
-
-# --- Set up buildx ---
-echo "--- :docker: Setting up buildx"
-docker buildx create --name vllm-builder --driver docker-container --use || true
-docker buildx inspect --bootstrap
-docker buildx ls
-
-# --- Skip if image already exists ---
-echo "--- :mag: Checking if image already exists"
-if docker manifest inspect "$IMAGE_TAG" >/dev/null 2>&1; then
-  echo "Image found: $IMAGE_TAG — skipping build"
-  exit 0
-fi
-echo "Image not found, proceeding with build..."
-
-# --- CUDA 13.0 for nightly builds ---
-# Nightly CI uses CUDA 13.0 while regular CI stays on CUDA 12.9
-NIGHTLY_CUDA_VERSION="13.0.0"
-NIGHTLY_BUILD_BASE_IMAGE="nvidia/cuda:${NIGHTLY_CUDA_VERSION}-devel-ubuntu22.04"
-NIGHTLY_FINAL_BASE_IMAGE="nvidia/cuda:${NIGHTLY_CUDA_VERSION}-base-ubuntu22.04"
-
-echo "--- :docker: Building torch nightly image (CUDA ${NIGHTLY_CUDA_VERSION})"
-docker buildx build --file docker/Dockerfile \
-  --build-arg max_jobs=16 \
-  --build-arg buildkite_commit="$BUILDKITE_COMMIT" \
-  --build-arg USE_SCCACHE=1 \
-  --build-arg PYTORCH_NIGHTLY=1 \
-  --build-arg CUDA_VERSION="${NIGHTLY_CUDA_VERSION}" \
-  --build-arg BUILD_BASE_IMAGE="${NIGHTLY_BUILD_BASE_IMAGE}" \
-  --build-arg FINAL_BASE_IMAGE="${NIGHTLY_FINAL_BASE_IMAGE}" \
-  --build-arg torch_cuda_arch_list="8.0 8.9 9.0 10.0 12.0" \
-  --tag "$IMAGE_TAG" \
-  --push \
-  --target test \
-  --progress plain .
-
-echo "--- :white_check_mark: Torch nightly image build complete: $IMAGE_TAG"
@@ -35,7 +35,6 @@ steps:
        python3 examples/basic/offline_inference/generate.py --model facebook/opt-125m --block-size 64 --enforce-eager -tp 2 --distributed-executor-backend mp &&
        python3 examples/basic/offline_inference/generate.py --model facebook/opt-125m --block-size 64 --enforce-eager --attention-backend=TRITON_ATTN &&
        python3 examples/basic/offline_inference/generate.py --model facebook/opt-125m --block-size 64 --enforce-eager --quantization fp8 &&
-        python3 examples/basic/offline_inference/generate.py --model facebook/opt-125m --block-size 64 --enforce-eager --kv-cache-dtype fp8 &&
        python3 examples/basic/offline_inference/generate.py --model superjob/Qwen3-4B-Instruct-2507-GPTQ-Int4 --block-size 64 --enforce-eager --max-model-len 8192 &&
        python3 examples/basic/offline_inference/generate.py --model ibm-research/PowerMoE-3b --block-size 64 --enforce-eager -tp 2 &&
        python3 examples/basic/offline_inference/generate.py --model ibm-research/PowerMoE-3b --block-size 64 --enforce-eager -tp 2 --enable-expert-parallel'
@@ -57,9 +56,9 @@ steps:
        'cd tests &&
        pytest -v -s v1/core --ignore=v1/core/test_reset_prefix_cache_e2e.py --ignore=v1/core/test_scheduler_e2e.py &&
        pytest -v -s v1/engine --ignore=v1/engine/test_output_processor.py &&
-        pytest -v -s v1/sample --ignore=v1/sample/test_logprobs.py --ignore=v1/sample/test_logprobs_e2e.py -k "not test_topk_only and not test_topp_only and not test_topk_and_topp" &&
+        pytest -v -s v1/sample --ignore=v1/sample/test_logprobs.py --ignore=v1/sample/test_logprobs_e2e.py &&
        pytest -v -s v1/worker --ignore=v1/worker/test_gpu_model_runner.py --ignore=v1/worker/test_worker_memory_snapshot.py &&
        pytest -v -s v1/structured_output &&
        pytest -v -s v1/test_serial_utils.py &&
        pytest -v -s v1/spec_decode --ignore=v1/spec_decode/test_max_len.py --ignore=v1/spec_decode/test_tree_attention.py --ignore=v1/spec_decode/test_speculators_eagle3.py --ignore=v1/spec_decode/test_acceptance_length.py &&
-        pytest -v -s v1/kv_connector/unit --ignore=v1/kv_connector/unit/test_multi_connector.py --ignore=v1/kv_connector/unit/test_example_connector.py --ignore=v1/kv_connector/unit/test_lmcache_integration.py --ignore=v1/kv_connector/unit/test_hf3fs_client.py --ignore=v1/kv_connector/unit/test_hf3fs_connector.py --ignore=v1/kv_connector/unit/test_hf3fs_metadata_server.py'
+        pytest -v -s v1/kv_connector/unit --ignore=v1/kv_connector/unit/test_multi_connector.py --ignore=v1/kv_connector/unit/test_nixl_connector.py --ignore=v1/kv_connector/unit/test_example_connector.py --ignore=v1/kv_connector/unit/test_lmcache_integration.py'
@@ -1,9 +1,6 @@
 # For hf script, without -t option (tensor parallel size).
 # bash .buildkite/lm-eval-harness/run-lm-eval-mmlupro-vllm-baseline.sh -m meta-llama/Llama-4-Maverick-17B-128E-Instruct-FP8 -l 250 -t 8 -f 5
 model_name: "meta-llama/Llama-4-Maverick-17B-128E-Instruct-FP8"
-required_gpu_arch:
-  - gfx942
-  - gfx950
 tasks:
 - name: "mmlu_pro"
  metrics:
@@ -1,9 +1,6 @@
 # For vllm script, with -t option (tensor parallel size)
 # bash .buildkite/lm-eval-harness/run-lm-eval-gsm-vllm-baseline.sh -m RedHatAI/Qwen2.5-VL-3B-Instruct-FP8-Dynamic -l 1319 -t 1
 model_name: "RedHatAI/Qwen2.5-VL-3B-Instruct-FP8-Dynamic"
-required_gpu_arch:
-  - gfx942
-  - gfx950
 tasks:
 - name: "gsm8k"
  metrics:
@@ -1,7 +1,4 @@
 model_name: "Qwen/Qwen3-235B-A22B-Instruct-2507-FP8"
-required_gpu_arch:
-  - gfx942
-  - gfx950
 tasks:
  - name: "mmlu_pro"
    metrics:
@@ -1,6 +1,5 @@
 Qwen2.5-1.5B-Instruct.yaml
 Meta-Llama-3.2-1B-Instruct-INT8-compressed-tensors.yaml
-Meta-Llama-3-8B-Instruct-INT8-compressed-tensors-asym.yaml
 Meta-Llama-3-8B-Instruct-nonuniform-compressed-tensors.yaml
 Qwen2.5-VL-3B-Instruct-FP8-dynamic.yaml
 Qwen1.5-MoE-W4A16-compressed-tensors.yaml
@@ -13,7 +13,6 @@ import os
 from contextlib import contextmanager

 import lm_eval
-import pytest
 import yaml

 from vllm.platforms import current_platform
@@ -90,40 +89,9 @@ def launch_lm_eval(eval_config, tp_size):
    return results


-def _check_rocm_gpu_arch_requirement(eval_config):
-    """Skip the test if the model requires a ROCm GPU arch not present.
-
-    Model YAML configs can specify::
-
-        required_gpu_arch:
-          - gfx942
-          - gfx950
-
-    The check only applies on ROCm.  On other platforms (e.g. CUDA) the
-    field is ignored so that shared config files work for both NVIDIA and
-    AMD CI pipelines.
-    """
-    required_archs = eval_config.get("required_gpu_arch")
-    if not required_archs:
-        return
-
-    if not current_platform.is_rocm():
-        return
-
-    from vllm.platforms.rocm import _GCN_ARCH  # noqa: E402
-
-    if not any(arch in _GCN_ARCH for arch in required_archs):
-        pytest.skip(
-            f"Model requires GPU arch {required_archs}, "
-            f"but detected arch is '{_GCN_ARCH}'"
-        )
-
-
 def test_lm_eval_correctness_param(config_filename, tp_size):
    eval_config = yaml.safe_load(config_filename.read_text(encoding="utf-8"))

-    _check_rocm_gpu_arch_requirement(eval_config)
-
    results = launch_lm_eval(eval_config, tp_size)

    rtol = eval_config.get("rtol", DEFAULT_RTOL)
@@ -98,15 +98,8 @@ steps:
    commands:
      - "bash .buildkite/scripts/generate-and-upload-nightly-index.sh"

-  - block: "Unblock to build release Docker images"
-    depends_on: ~
-    key: block-build-release-images
-    if: build.env("NIGHTLY") != "1"
-
  - group: "Build release Docker images"
    key: "build-release-images"
-    depends_on: block-build-release-images
-    allow_dependency_failure: true
    steps:
      - label: "Build release image - x86_64 - CUDA 12.9"
        depends_on: ~
@@ -624,8 +617,6 @@ steps:
  - label: ":docker: Build release image - x86_64 - ROCm"
    id: build-rocm-release-image
    depends_on:
-      - step: block-build-release-images
-        allow_failure: true
      - step: build-rocm-base-wheels
        allow_failure: false
    agents:
@@ -19,7 +19,7 @@ has_new_python=$($PYTHON -c "print(1 if __import__('sys').version_info >= (3,12)
 if [[ "$has_new_python" -eq 0 ]]; then
    # use new python from docker
    docker pull python:3-slim
-    PYTHON="docker run --rm -u $(id -u):$(id -g) -v $(pwd):/app -w /app python:3-slim python3"
+    PYTHON="docker run --rm -v $(pwd):/app -w /app python:3-slim python3"
 fi

 echo "Using python interpreter: $PYTHON"
@@ -35,6 +35,23 @@ export PYTHONPATH=".."
 # Helper Functions
 ###############################################################################

+wait_for_clean_gpus() {
+  local timeout=${1:-300}
+  local start=$SECONDS
+  echo "--- Waiting for clean GPU state (timeout: ${timeout}s)"
+  while true; do
+    if grep -q clean /opt/amdgpu/etc/gpu_state; then
+      echo "GPUs state is \"clean\""
+      return
+    fi
+    if (( SECONDS - start >= timeout )); then
+      echo "Error: GPUs did not reach clean state within ${timeout}s" >&2
+      exit 1
+    fi
+    sleep 3
+  done
+}
+
 cleanup_docker() {
  # Get Docker's root directory
  docker_root=$(docker info -f '{{.DockerRootDir}}')
@@ -348,12 +365,19 @@ apply_rocm_test_overrides() {
 ###############################################################################

 # --- GPU initialization ---
+echo "--- Confirming Clean Initial State"
+wait_for_clean_gpus
+
 echo "--- ROCm info"
 rocminfo

 # --- Docker housekeeping ---
 cleanup_docker

+echo "--- Resetting GPUs"
+echo "reset" > /opt/amdgpu/etc/gpu_state
+wait_for_clean_gpus
+
 # --- Pull test image ---
 echo "--- Pulling container"
 image_name="rocm/vllm-ci:${BUILDKITE_COMMIT}"
@@ -28,17 +28,17 @@ vllm serve meta-llama/Llama-3.2-3B-Instruct -tp=2 -dp=2 --max-model-len=4096 &
 server_pid=$!
 timeout 600 bash -c "until curl localhost:8000/v1/models > /dev/null 2>&1; do sleep 1; done" || exit 1
 vllm bench serve \
-   --backend vllm \
-   --dataset-name random \
-   --model meta-llama/Llama-3.2-3B-Instruct \
-   --num-prompts 20 \
-   --result-dir ./test_results \
-   --result-filename dp_pp.json \
-   --save-result \
-   --endpoint /v1/completions
+    --backend vllm \
+    --dataset-name random \
+    --model meta-llama/Llama-3.2-3B-Instruct \
+    --num-prompts 20 \
+    --result-dir ./test_results \
+    --result-filename dp_pp.json \
+    --save-result \
+    --endpoint /v1/completions
 kill -s SIGTERM $server_pid; wait $server_pid || true
 failed_req=$(jq '.failed' ./test_results/dp_pp.json)
 if [ "$failed_req" -ne 0 ]; then
- echo "Some requests were failed!"
- exit 1
+  echo "Some requests were failed!"
+  exit 1
 fi
@@ -51,7 +51,6 @@ function cpu_tests() {
    set -e
    pytest -x -v -s tests/kernels/test_onednn.py
    pytest -x -v -s tests/kernels/attention/test_cpu_attn.py
-    pytest -x -v -s tests/kernels/core/test_cpu_activation.py
    pytest -x -v -s tests/kernels/moe/test_moe.py -k test_cpu_fused_moe_basic"

  # basic online serving
@@ -16,5 +16,5 @@ echo "--- :docker: Building Docker image"
 docker build --progress plain --tag "$IMAGE_NAME" --target vllm-test -f docker/Dockerfile.cpu .

 # Run the image, setting --shm-size=4g for tensor parallel.
-docker run --rm --cpuset-cpus="$CORE_RANGE" --cpuset-mems="$NUMA_NODE" -v ~/.cache/huggingface:/root/.cache/huggingface --privileged=true -e HF_TOKEN -e VLLM_CPU_KVCACHE_SPACE=16 -e VLLM_CPU_CI_ENV=1 -e VLLM_CPU_SIM_MULTI_NUMA=1 -e VLLM_CPU_ATTN_SPLIT_KV=0 --shm-size=4g "$IMAGE_NAME" \
+docker run --rm --cpuset-cpus="$CORE_RANGE" --cpuset-mems="$NUMA_NODE" -v ~/.cache/huggingface:/root/.cache/huggingface --privileged=true -e HF_TOKEN -e VLLM_CPU_KVCACHE_SPACE=16 -e VLLM_CPU_CI_ENV=1 -e VLLM_CPU_SIM_MULTI_NUMA=1 --shm-size=4g "$IMAGE_NAME" \
        timeout "$TIMEOUT_VAL" bash -c "set -euox pipefail; echo \"--- Print packages\"; pip list; echo \"--- Running tests\"; ${TEST_COMMAND}"
@@ -42,7 +42,7 @@ WORKDIR /workspace/vllm
 ENV no_proxy=localhost,127.0.0.1
 ENV PT_HPU_ENABLE_LAZY_COLLECTIVES=true

-RUN bash -c 'pip install -r <(sed "/^torch/d" requirements/build/cuda.txt)'
+RUN bash -c 'pip install -r <(sed "/^torch/d" requirements/build.txt)'
 RUN VLLM_TARGET_DEVICE=empty pip install --no-build-isolation -e .
 RUN pip install git+https://github.com/vllm-project/vllm-gaudi.git

@@ -50,6 +50,6 @@ docker run \
    pytest -v -s v1/worker --ignore=v1/worker/test_gpu_model_runner.py --ignore=v1/worker/test_worker_memory_snapshot.py
    pytest -v -s v1/structured_output
    pytest -v -s v1/spec_decode --ignore=v1/spec_decode/test_max_len.py --ignore=v1/spec_decode/test_tree_attention.py --ignore=v1/spec_decode/test_speculators_eagle3.py --ignore=v1/spec_decode/test_acceptance_length.py
-    pytest -v -s v1/kv_connector/unit --ignore=v1/kv_connector/unit/test_multi_connector.py --ignore=v1/kv_connector/unit/test_example_connector.py --ignore=v1/kv_connector/unit/test_lmcache_integration.py --ignore=v1/kv_connector/unit/test_hf3fs_client.py --ignore=v1/kv_connector/unit/test_hf3fs_connector.py --ignore=v1/kv_connector/unit/test_hf3fs_metadata_server.py
+    pytest -v -s v1/kv_connector/unit --ignore=v1/kv_connector/unit/test_multi_connector.py --ignore=v1/kv_connector/unit/test_nixl_connector.py --ignore=v1/kv_connector/unit/test_example_connector.py --ignore=v1/kv_connector/unit/test_lmcache_integration.py -k "not (test_register_kv_caches and FLASH_ATTN and True)"
    pytest -v -s v1/test_serial_utils.py
 '
@@ -123,7 +123,7 @@ steps:
  soft_fail: true
  working_dir: "/vllm-workspace/tests"
  source_file_dependencies:
-  - requirements/test/nightly-torch.txt
+  - requirements/nightly_torch_test.txt
  - vllm/platforms/rocm.py
  commands:
  - bash standalone_tests/pytorch_nightly_dependency.sh
@@ -532,6 +532,28 @@ steps:
  - pytest -v -s entrypoints/openai/correctness/test_lmeval.py::test_lm_eval_accuracy_v1_engine


+- label: V1 Speculative Decoding (slow) # TBD
+  timeout_in_minutes: 180
+  mirror_hardwares: [amdexperimental, amdproduction, amdgfx90anightly, amdmi250]
+  agent_pool: mi250_1
+  working_dir: "/vllm-workspace/tests"
+  source_file_dependencies:
+  - vllm/v1/spec_decode/
+  - vllm/model_executor/models/
+  - vllm/v1/attention/
+  - vllm/model_executor/layers/
+  - tests/v1/spec_decode/
+  - vllm/platforms/rocm.py
+  commands:
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_eagle.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_extract_hidden_states.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_max_len.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_mtp.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_ngram.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_speculators_eagle3.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_tree_attention.py
+
+
 - label: V1 attention (H100-MI250) # TBD
  timeout_in_minutes: 180
  mirror_hardwares: [amdexperimental, amdproduction, amdgfx90anightly, amdmi250]
@@ -729,7 +751,6 @@ steps:
  timeout_in_minutes: 180
  mirror_hardwares: [amdexperimental, amdproduction, amdgfx90anightly, amdmi250]
  agent_pool: mi250_1
-  optional: true
  working_dir: "/vllm-workspace/tests"
  source_file_dependencies:
  - csrc/
@@ -769,7 +790,7 @@ steps:
  - tests/kernels/helion/
  - vllm/platforms/rocm.py
  commands:
-  - pip install helion==1.0.0
+  - pip install helion
  - pytest -v -s kernels/helion/


@@ -1051,8 +1072,7 @@ steps:
  - tests/models/multimodal/test_mapping.py
  commands:
  - pip install git+https://github.com/TIGER-AI-Lab/Mantis.git
-  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py  --ignore models/multimodal/generation/test_memory_leak.py --ignore models/multimodal/processing
-  - pytest -v -s models/multimodal/generation/test_memory_leak.py -m core_model
+  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py --ignore models/multimodal/processing
  - cd .. && VLLM_WORKER_MULTIPROC_METHOD=spawn pytest -v -s tests/models/multimodal/generation/test_whisper.py -m core_model


@@ -1857,6 +1877,28 @@ steps:
  - pytest -v -s entrypoints/openai/correctness/test_lmeval.py::test_lm_eval_accuracy_v1_engine


+- label: V1 Speculative Decoding (slow) # TBD
+  timeout_in_minutes: 180
+  mirror_hardwares: [amdexperimental, amdproduction, amdgfx942nightly, amdmi325]
+  agent_pool: mi325_1
+  optional: true
+  working_dir: "/vllm-workspace/tests"
+  source_file_dependencies:
+  - vllm/v1/spec_decode/
+  - vllm/model_executor/models/
+  - vllm/v1/attention/
+  - vllm/model_executor/layers/
+  - tests/v1/spec_decode/
+  - vllm/platforms/rocm.py
+  commands:
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_eagle.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_extract_hidden_states.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_max_len.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_mtp.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_ngram.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_speculators_eagle3.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_tree_attention.py
+

 - label: Acceptance Length Test (Large Models) # TBD
  timeout_in_minutes: 180
@@ -1871,7 +1913,7 @@ steps:
  - vllm/platforms/rocm.py
  commands:
  - export VLLM_ALLOW_INSECURE_SERIALIZATION=1
-  - pytest -v -s v1/spec_decode/test_acceptance_length.py
+  - pytest -v -s v1/spec_decode/test_acceptance_length.py -m slow_test


 - label: V1 attention (H100-MI325) # 14.5m
@@ -1993,6 +2035,7 @@ steps:
  timeout_in_minutes: 38
  mirror_hardwares: [amdexperimental, amdproduction, amdgfx942nightly, amdmi325]
  agent_pool: mi325_1
+  optional: true
  working_dir: "/vllm-workspace/tests"
  source_file_dependencies:
  - csrc/
@@ -2122,15 +2165,7 @@ steps:
  - vllm/platforms/rocm.py
  - tests/quantization
  commands:
-
-  # temporary install here since we need nightly, will move to requirements/test.in
-  # after torchao 0.12 release, and pin a working version of torchao nightly here
-
-  # since torchao nightly is only compatible with torch nightly currently
-  # https://github.com/pytorch/ao/issues/2919, we'll have to skip new torchao tests for now
-  # we can only upgrade after this is resolved
-  # TODO(jerryzh168): resolve the above comment
-  - uv pip install --system torchao==0.17.0
+  - uv pip install --system torchao==0.14.1
  - uv pip install --system conch-triton-kernels
  - VLLM_TEST_FORCE_LOAD_FORMAT=auto pytest -v -s quantization/ --ignore quantization/test_blackwell_moe.py

@@ -2255,8 +2290,7 @@ steps:
  - tests/models/multimodal/generation
  commands:
  - pip install git+https://github.com/TIGER-AI-Lab/Mantis.git
-  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py  --ignore models/multimodal/generation/test_memory_leak.py --ignore models/multimodal/processing
-  - pytest -v -s models/multimodal/generation/test_memory_leak.py -m core_model
+  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py --ignore models/multimodal/processing
  - cd .. && VLLM_WORKER_MULTIPROC_METHOD=spawn pytest -v -s tests/models/multimodal/generation/test_whisper.py -m core_model


@@ -2656,24 +2690,6 @@ steps:
  - pytest -s -v evals/gsm8k/test_gsm8k_correctness.py --config-list-file=configs/models-small.txt


- label: LM Eval Small Models (MI325) # TBD
-  timeout_in_minutes: 180
-  mirror_hardwares: [amdexperimental, amdproduction, amdgfx942nightly, amdmi325]
-  agent_pool: mi325_1
-  working_dir: "/vllm-workspace/.buildkite/lm-eval-harness"
-  source_file_dependencies:
-  - csrc/
-  - vllm/model_executor/layers/quantization
-  - vllm/model_executor/models/
-  - vllm/model_executor/model_loader/
-  - vllm/v1/attention/backends/
-  - vllm/v1/attention/selector.py
-  - vllm/_aiter_ops.py
-  - vllm/platforms/rocm.py
-  commands:
-  - pytest -s -v test_lm_eval_correctness.py --config-list-file=configs/models-small-rocm.txt
-
-
 - label: LM Eval Small Models (B200-MI325) # TBD
  timeout_in_minutes: 180
  mirror_hardwares: [amdexperimental, amdproduction, amdgfx942nightly, amdmi325]
@@ -2890,10 +2906,10 @@ steps:
  - bash .buildkite/scripts/scheduled_integration_test/qwen3_next_mtp_async_eplb.sh 0.8 1319 8040

 ##### .buildkite/test_areas/compile.yaml #####
-# Slowly setting up the tests so that it is also easier for the
+# Slowly setting up the tests so that it is also easier for the 
 # CI team to review and upstream to the pipelinev2.
 # The following tests are important for vLLM IR Ops refactoring,
-# which affects fusion passes on ROCm. So we have to
+# which affects fusion passes on ROCm. So we have to 
 # enable them as as soon as possible.

 ## TODO: Enable the test in this group
@@ -2972,7 +2988,7 @@ steps:

 ## There are no ops on ROCm for these tests.
 ## The test still passes but the logs are not useful.
-## fused ops just call torch.ops.symm_mem which
+## fused ops just call torch.ops.symm_mem which 
 ## exists in ROCm even though they don't work
 # - label: AsyncTP Correctness Tests (2xH100-2xMI325)
 # - label: Fusion E2E TP2 Quick (H100-MI325)
@@ -3144,6 +3160,28 @@ steps:
  - pytest -v -s entrypoints/openai/correctness/test_lmeval.py::test_lm_eval_accuracy_v1_engine


+- label: V1 Speculative Decoding (slow) # TBD
+  timeout_in_minutes: 180
+  mirror_hardwares: [amdexperimental, amdproduction, amdgfx950nightly, amdmi355]
+  agent_pool: mi355_1
+  working_dir: "/vllm-workspace/tests"
+  source_file_dependencies:
+  - vllm/v1/spec_decode/
+  - vllm/model_executor/models/
+  - vllm/v1/attention/
+  - vllm/model_executor/layers/
+  - tests/v1/spec_decode/
+  - vllm/platforms/rocm.py
+  commands:
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_eagle.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_extract_hidden_states.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_max_len.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_mtp.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_ngram.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_speculators_eagle3.py
+  - pytest -v -s -m 'slow_test' v1/spec_decode/test_tree_attention.py
+
+
 - label: V1 attention (B200-MI355) # TBD
  timeout_in_minutes: 180
  mirror_hardwares: [amdexperimental, amdproduction, amdgfx950nightly, amdmi355]
@@ -3282,7 +3320,7 @@ steps:
  - vllm/_aiter_ops.py
  - vllm/platforms/rocm.py
  commands:
-  - uv pip install --system torchao==0.17.0
+  - uv pip install --system torchao==0.14.1
  - uv pip install --system conch-triton-kernels
  - VLLM_TEST_FORCE_LOAD_FORMAT=auto pytest -v -s quantization/ --ignore quantization/test_blackwell_moe.py

@@ -3388,8 +3426,7 @@ steps:
  - tests/models/multimodal/generation
  commands:
  - pip install git+https://github.com/TIGER-AI-Lab/Mantis.git
-  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py  --ignore models/multimodal/generation/test_memory_leak.py --ignore models/multimodal/processing
-  - pytest -v -s models/multimodal/generation/test_memory_leak.py -m core_model
+  - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py --ignore models/multimodal/processing
  - cd .. && VLLM_WORKER_MULTIPROC_METHOD=spawn pytest -v -s tests/models/multimodal/generation/test_whisper.py -m core_model


@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: Basic Correctness
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/basic_correctness/test_basic_correctness
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: Benchmarks CLI Test
  timeout_in_minutes: 20
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/benchmarks/
@@ -72,7 +72,6 @@ steps:
  - vllm/v1/attention/backends/flashinfer.py
  - vllm/compilation/ # TODO(luka) limit to vllm/compilation/passes
  - tests/compile/passes/test_fusion_attn.py
-  - tests/compile/passes/test_mla_attn_quant_fusion.py
  - tests/compile/passes/test_silu_mul_quant_fusion.py
  - tests/compile/passes/distributed/test_fusion_all_reduce.py
  - tests/compile/fullgraph/test_full_graph.py
@@ -80,7 +79,6 @@ steps:
    # b200 runners are limited, so we limit the tests to the minimum set only supported on Blackwell
    - nvidia-smi
    - pytest -v -s tests/compile/passes/test_fusion_attn.py -k FLASHINFER
-    - pytest -v -s tests/compile/passes/test_mla_attn_quant_fusion.py
    - pytest -v -s tests/compile/passes/test_silu_mul_quant_fusion.py
    # this runner has 2 GPUs available even though num_devices=2 is not set
    - pytest -v -s tests/compile/passes/distributed/test_fusion_all_reduce.py
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: Platform Tests (CUDA)
  timeout_in_minutes: 15
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/cuda
@@ -196,8 +196,6 @@ steps:
    - VLLM_ALLOW_INSECURE_SERIALIZATION=1 python3 examples/rl/rlhf_async_new_apis.py
    - VLLM_USE_DEEP_GEMM=1 VLLM_LOGGING_LEVEL=DEBUG python3 examples/offline_inference/data_parallel.py --model=Qwen/Qwen1.5-MoE-A2.7B -tp=1 -dp=2 --max-model-len=2048 --all2all-backend=deepep_high_throughput
    - pytest -v -s tests/v1/distributed/test_dbo.py
-    - VLLM_ALLOW_INSECURE_SERIALIZATION=1 pytest -v -s tests/distributed/test_weight_transfer.py
-    - pytest -v -s tests/distributed/test_packed_tensor.py

 - label: Distributed Tests (2 GPUs)(B200)
  device: b200
@@ -270,20 +268,6 @@ steps:
    - uv pip install --system -r /vllm-workspace/requirements/kv_connectors.txt
    - HYBRID_SSM=1 bash v1/kv_connector/nixl_integration/config_sweep_accuracy_test.sh

- label: MultiConnector (Nixl+Offloading) PD accuracy (2 GPUs)
-  timeout_in_minutes: 30
-  working_dir: "/vllm-workspace/tests"
-  num_devices: 2
-  source_file_dependencies:
-    - vllm/distributed/kv_transfer/kv_connector/v1/nixl_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/multi_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/offloading_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/offloading/
-    - tests/v1/kv_connector/nixl_integration/
-  commands:
-    - uv pip install --system -r /vllm-workspace/requirements/kv_connectors.txt
-    - bash v1/kv_connector/nixl_integration/run_multi_connector_accuracy_test.sh
-
 - label: NixlConnector PD + Spec Decode acceptance (2 GPUs)
  timeout_in_minutes: 30
  device: a100
@@ -297,20 +281,6 @@ steps:
    - uv pip install --system -r /vllm-workspace/requirements/kv_connectors.txt
    - bash v1/kv_connector/nixl_integration/spec_decode_acceptance_test.sh

- label: MultiConnector (Nixl+Offloading) PD edge cases (2 GPUs)
-  timeout_in_minutes: 30
-  working_dir: "/vllm-workspace/tests"
-  num_devices: 2
-  source_file_dependencies:
-    - vllm/distributed/kv_transfer/kv_connector/v1/nixl_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/multi_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/offloading_connector.py
-    - vllm/distributed/kv_transfer/kv_connector/v1/offloading/
-    - tests/v1/kv_connector/nixl_integration/
-  commands:
-    - uv pip install --system -r /vllm-workspace/requirements/kv_connectors.txt
-    - bash v1/kv_connector/nixl_integration/run_multi_connector_edge_case_test.sh
-
 - label: Pipeline + Context Parallelism (4 GPUs)
  timeout_in_minutes: 60
  working_dir: "/vllm-workspace/tests"
@@ -324,23 +294,3 @@ steps:
  commands:
  - pytest -v -s distributed/test_pp_cudagraph.py
  - pytest -v -s distributed/test_pipeline_parallel.py
-
- label: RayExecutorV2 (4 GPUs)
-  timeout_in_minutes: 60
-  working_dir: "/vllm-workspace/tests"
-  num_devices: 4
-  source_file_dependencies:
-  - vllm/v1/executor/ray_executor_v2.py
-  - vllm/v1/executor/abstract.py
-  - vllm/v1/executor/multiproc_executor.py
-  - tests/distributed/test_ray_v2_executor.py
-  - tests/distributed/test_ray_v2_executor_e2e.py
-  - tests/distributed/test_pipeline_parallel.py
-  - tests/basic_correctness/test_basic_correctness.py
-  commands:
-  - export VLLM_USE_RAY_V2_EXECUTOR_BACKEND=1
-  - export NCCL_CUMEM_HOST_ENABLE=0
-  - pytest -v -s distributed/test_ray_v2_executor.py
-  - pytest -v -s distributed/test_ray_v2_executor_e2e.py
-  - pytest -v -s distributed/test_pipeline_parallel.py -k "ray"
-  - TARGET_TEST_SUITE=L4 pytest -v -s basic_correctness/test_basic_correctness.py -k "ray"
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: Engine
  timeout_in_minutes: 15
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/engine
@@ -26,7 +25,6 @@ steps:

 - label: e2e Scheduling (1 GPU)
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/v1/
    - tests/v1/e2e/general/
@@ -61,7 +61,6 @@ steps:

 - label: Entrypoints Integration (API Server openai - Part 3)
  timeout_in_minutes: 50
-  device: h200_18gb
  working_dir: "/vllm-workspace/tests"
  source_file_dependencies:
  - vllm/
@@ -106,7 +105,6 @@ steps:

 - label: OpenAI API Correctness
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
  - csrc/
  - vllm/entrypoints/openai/
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: EPLB Algorithm
  timeout_in_minutes: 15
-  device: h200_18gb
  working_dir: "/vllm-workspace/tests"
  source_file_dependencies:
  - vllm/distributed/eplb
@@ -2,38 +2,15 @@ group: Kernels
 depends_on: 
  - image-build
 steps:
- label: vLLM IR Tests
-  timeout_in_minutes: 10
-  device: h200_18gb
-  working_dir: "/vllm-workspace/"
-  source_file_dependencies:
-    - vllm/ir
-    - vllm/kernels
-  commands:
-    - pytest -v -s tests/ir
-    - pytest -v -s tests/kernels/ir
-
 - label: Kernels Core Operation Test
  timeout_in_minutes: 75
  source_file_dependencies:
  - csrc/
  - tests/kernels/core
+  - tests/kernels/test_top_k_per_row.py
  - tests/kernels/test_concat_mla_q.py
  commands:
-    - pytest -v -s kernels/core --ignore=kernels/core/test_minimax_reduce_rms.py  kernels/test_concat_mla_q.py
-
- label: Kernels MiniMax Reduce RMS Test (2 GPUs)
-  timeout_in_minutes: 15
-  num_devices: 2
-  device: h100
-  source_file_dependencies:
-  - csrc/minimax_reduce_rms_kernel.cu
-  - csrc/minimax_reduce_rms_kernel.h
-  - vllm/model_executor/layers/mamba/linear_attn.py
-  - vllm/model_executor/layers/mamba/lamport_workspace.py
-  - tests/kernels/core/test_minimax_reduce_rms.py
-  commands:
-    - pytest -v -s kernels/core/test_minimax_reduce_rms.py
+    - pytest -v -s kernels/core kernels/test_top_k_per_row.py kernels/test_concat_mla_q.py

 - label: Kernels Attention Test %N
  timeout_in_minutes: 35
@@ -42,7 +19,6 @@ steps:
  - vllm/v1/attention
    # TODO: remove this dependency (https://github.com/vllm-project/vllm/issues/32267)
  - vllm/model_executor/layers/attention
-  - vllm/utils/flashinfer.py
  - tests/kernels/attention
  commands:
    - pytest -v -s kernels/attention --shard-id=$$BUILDKITE_PARALLEL_JOB --num-shards=$$BUILDKITE_PARALLEL_JOB_COUNT
@@ -119,7 +95,6 @@ steps:
  - vllm/v1/attention/backends/mla/flashinfer_mla.py
  - vllm/v1/attention/selector.py
  - vllm/platforms/cuda.py
-  - tests/kernels/test_top_k_per_row.py
  commands:
    - nvidia-smi
    - python3 examples/basic/offline_inference/chat.py
@@ -130,7 +105,6 @@ steps:
    - pytest -v -s tests/kernels/attention/test_flashinfer_trtllm_attention.py
    - pytest -v -s tests/kernels/attention/test_cutlass_mla_decode.py
    - pytest -v -s tests/kernels/attention/test_flashinfer_mla_decode.py
-    - pytest -v -s tests/kernels/test_top_k_per_row.py
    # Quantization
    - pytest -v -s tests/kernels/quantization/test_cutlass_scaled_mm.py -k 'fp8'
    - pytest -v -s tests/kernels/quantization/test_nvfp4_quant.py
@@ -155,7 +129,7 @@ steps:
  - vllm/utils/import_utils.py
  - tests/kernels/helion/
  commands:
-    - pip install helion==1.0.0
+    - pip install helion
    - pytest -v -s kernels/helion/

 
@@ -194,35 +168,3 @@ steps:
    - pytest -v -s kernels/moe/test_flashinfer_moe.py
    - pytest -v -s kernels/moe/test_nvfp4_moe.py
    - pytest -v -s kernels/moe/test_ocp_mx_moe.py
-
-
- label: Kernels FusedMoE Layer Test (2 H100s)
-  timeout_in_minutes: 90
-  device: h100
-  num_devices: 2
-  source_file_dependencies:
-  - csrc/quantization/cutlass_w8a8/moe/
-  - csrc/moe/
-  - tests/kernels/moe
-  - vllm/model_executor/layers/fused_moe/
-  - vllm/model_executor/layers/quantization/
-  - vllm/distributed/device_communicators/
-  - vllm/config
-  commands:
-    - pytest -v -s kernels/moe/test_moe_layer.py
-
-
- label: Kernels FusedMoE Layer Test (2 B200s)
-  timeout_in_minutes: 90
-  device: b200
-  num_devices: 2
-  source_file_dependencies:
-  - csrc/quantization/cutlass_w8a8/moe/
-  - csrc/moe/
-  - tests/kernels/moe
-  - vllm/model_executor/layers/fused_moe/
-  - vllm/model_executor/layers/quantization/
-  - vllm/distributed/device_communicators/
-  - vllm/config
-  commands:
-    - pytest -v -s kernels/moe/test_moe_layer.py
@@ -91,16 +91,6 @@ steps:
    - pytest -s -v evals/gsm8k/test_gsm8k_correctness.py --config-list-file=evals/gsm8k/configs/moe-refactor-dp-ep/config-b200.txt


- label: LM Eval TurboQuant KV Cache
-  timeout_in_minutes: 75
-  source_file_dependencies:
-  - vllm/model_executor/layers/quantization/turboquant/
-  - vllm/v1/attention/backends/turboquant_attn.py
-  - vllm/v1/attention/ops/triton_turboquant_decode.py
-  - vllm/v1/attention/ops/triton_turboquant_store.py
-  commands:
-  - pytest -s -v evals/gsm8k/test_gsm8k_correctness.py --config-list-file=evals/gsm8k/configs/models-turboquant.txt
-
 - label: GPQA Eval (GPT-OSS) (H100)
  timeout_in_minutes: 120
  device: h100
@@ -19,7 +19,6 @@ steps:

 - label: V1 Sample + Logits
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/
    - tests/v1/sample
@@ -87,7 +86,6 @@ steps:

 - label: Regression
  timeout_in_minutes: 20
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/test_regression
@@ -176,7 +174,6 @@ steps:
  - tests/renderers
  - tests/standalone_tests/lazy_imports.py
  - tests/tokenizers_
-  - tests/reasoning
  - tests/tool_parsers
  - tests/transformers_utils
  - tests/config
@@ -190,7 +187,6 @@ steps:
  - pytest -v -s -m 'cpu_test' multimodal
  - pytest -v -s renderers
  - pytest -v -s tokenizers_
-  - pytest -v -s reasoning --ignore=reasoning/test_seedoss_reasoning_parser.py --ignore=reasoning/test_glm4_moe_reasoning_parser.py --ignore=reasoning/test_gemma4_reasoning_parser.py
  - pytest -v -s tool_parsers
  - pytest -v -s transformers_utils
  - pytest -v -s config
@@ -224,7 +220,6 @@ steps:
    - pytest -v -s v1/determinism/test_rms_norm_batch_invariant.py
    - VLLM_TEST_MODEL=deepseek-ai/DeepSeek-V2-Lite-Chat pytest -v -s v1/determinism/test_batch_invariance.py::test_v1_generation_is_deterministic_across_batch_sizes_with_needle[TRITON_MLA]
    - VLLM_TEST_MODEL=Qwen/Qwen3-30B-A3B-Thinking-2507-FP8 pytest -v -s v1/determinism/test_batch_invariance.py::test_v1_generation_is_deterministic_across_batch_sizes_with_needle[FLASH_ATTN]
-    - pytest -v -s v1/determinism/test_nvfp4_batch_invariant.py
  
 - label: Acceptance Length Test (Large Models) # optional
  timeout_in_minutes: 25
@@ -78,6 +78,7 @@ steps:
    - TP_SIZE=1 DP_SIZE=2 pytest -v -s v1/distributed/test_async_llm_dp.py -k "not ray"
    - TP_SIZE=1 DP_SIZE=2 pytest -v -s v1/distributed/test_eagle_dp.py

+# These require fix https://github.com/vllm-project/vllm/pull/36280
 - label: Model Runner V2 Pipeline Parallelism (4 GPUs)
  timeout_in_minutes: 60
  working_dir: "/vllm-workspace/tests"
@@ -100,13 +101,11 @@ steps:
  - vllm/v1/worker/gpu/
  - vllm/v1/worker/gpu_worker.py
  - tests/v1/spec_decode/test_max_len.py
-  - tests/v1/spec_decode/test_probabilistic_rejection_sampler_utils.py
  - tests/v1/spec_decode/test_synthetic_rejection_sampler_utils.py
  - tests/v1/e2e/spec_decode/test_spec_decode.py
  commands:
  - set -x
  - export VLLM_USE_V2_MODEL_RUNNER=1
  - pytest -v -s v1/spec_decode/test_max_len.py -k "eagle or mtp"
-  - pytest -v -s v1/spec_decode/test_probabilistic_rejection_sampler_utils.py
  - pytest -v -s v1/spec_decode/test_synthetic_rejection_sampler_utils.py
  - pytest -v -s v1/e2e/spec_decode/test_spec_decode.py -k "eagle or mtp"
@@ -1,5 +1,5 @@
 group: Models - Basic
-depends_on:
+depends_on: 
  - image-build
 steps:
 - label: Basic Models Tests (Initialization)
@@ -12,11 +12,10 @@ steps:
  commands:
    # Run a subset of model initialization tests
    - pytest -v -s models/test_initialization.py::test_can_initialize_small_subset
-  mirror:
-    torch_nightly: {}

 - label: Basic Models Tests (Extra Initialization) %N
  timeout_in_minutes: 45
+  torch_nightly: true
  source_file_dependencies:
  - vllm/model_executor/models/
  - tests/models/test_initialization.py
@@ -27,8 +26,6 @@ steps:
    # test.) Also run if model initialization test file is modified
    - pytest -v -s models/test_initialization.py -k 'not test_can_initialize_small_subset' --num-shards=$$BUILDKITE_PARALLEL_JOB_COUNT --shard-id=$$BUILDKITE_PARALLEL_JOB
  parallelism: 2
-  mirror:
-    torch_nightly: {}

 - label: Basic Models Tests (Other)
  timeout_in_minutes: 45
@@ -44,10 +41,10 @@ steps:
      device: mi325_1
      depends_on:
      - image-build-amd
-
+    

 - label: Basic Models Test (Other CPU) # 5min
-  depends_on:
+  depends_on: 
  - image-build-cpu
  timeout_in_minutes: 10
  source_file_dependencies:
@@ -72,18 +69,3 @@ steps:
    - python3 examples/offline_inference/vision_language.py --model-type qwen2_5_vl
    # Whisper needs spawn method to avoid deadlock
    - VLLM_WORKER_MULTIPROC_METHOD=spawn python3 examples/offline_inference/audio_language.py --model-type whisper
-
- label: Transformers Backward Compatibility Models Test
-  working_dir: "/vllm-workspace/"
-  optional: true
-  soft_fail: true
-  commands:
-    - pip install transformers==4.57.5
-    - pytest -v -s tests/models/test_initialization.py
-    - pytest -v -s tests/models/test_transformers.py
-    - pytest -v -s tests/models/multimodal/processing/
-    - pytest -v -s tests/models/multimodal/test_mapping.py
-    - python3 examples/offline_inference/basic/chat.py
-    - python3 examples/offline_inference/vision_language.py --model-type qwen2_5_vl
-    # Whisper needs spawn method to avoid deadlock
-    - VLLM_WORKER_MULTIPROC_METHOD=spawn python3 examples/offline_inference/audio_language.py --model-type whisper
@@ -18,6 +18,5 @@ steps:
  # Avoid importing model tests that cause CUDA reinitialization error
  - pytest models/test_transformers.py -v -s -m 'distributed(num_gpus=2)'
  - pytest models/language -v -s -m 'distributed(num_gpus=2)'
-  - pytest models/multimodal/generation/test_phi4siglip.py -v -s -m 'distributed(num_gpus=2)'
-  - pytest models/multimodal -v -s -m 'distributed(num_gpus=2)' --ignore models/multimodal/generation/test_whisper.py --ignore models/multimodal/generation/test_phi4siglip.py
+  - pytest models/multimodal -v -s -m 'distributed(num_gpus=2)' --ignore models/multimodal/generation/test_whisper.py
  - VLLM_WORKER_MULTIPROC_METHOD=spawn pytest models/multimodal/generation/test_whisper.py -v -s -m 'distributed(num_gpus=2)'
@@ -1,9 +1,10 @@
 group: Models - Language
-depends_on:
+depends_on: 
  - image-build
 steps:
 - label: Language Models Tests (Standard)
  timeout_in_minutes: 25
+  torch_nightly: true
  source_file_dependencies:
  - vllm/
  - tests/models/language
@@ -11,11 +12,10 @@ steps:
    # Test standard language models, excluding a subset of slow tests
    - pip freeze | grep -E 'torch'
    - pytest -v -s models/language -m 'core_model and (not slow_test)'
-  mirror:
-    torch_nightly: {}

 - label: Language Models Tests (Extra Standard) %N
  timeout_in_minutes: 45
+  torch_nightly: true
  source_file_dependencies:
  - vllm/model_executor/models/
  - tests/models/language/pooling/test_embedding.py
@@ -27,11 +27,10 @@ steps:
    - pip freeze | grep -E 'torch'
    - pytest -v -s models/language -m 'core_model and slow_test' --num-shards=$$BUILDKITE_PARALLEL_JOB_COUNT --shard-id=$$BUILDKITE_PARALLEL_JOB
  parallelism: 2
-  mirror:
-    torch_nightly: {}

 - label: Language Models Tests (Hybrid) %N
  timeout_in_minutes: 75
+  torch_nightly: true
  source_file_dependencies:
  - vllm/
  - tests/models/language/generation
@@ -39,12 +38,10 @@ steps:
    # Install fast path packages for testing against transformers
    # Note: also needed to run plamo2 model in vLLM
    - uv pip install --system --no-build-isolation 'git+https://github.com/state-spaces/mamba@v2.3.0'
-    - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.6.0'
+    - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.5.2'
    # Shard hybrid language model tests
    - pytest -v -s models/language/generation -m hybrid_model --num-shards=$$BUILDKITE_PARALLEL_JOB_COUNT --shard-id=$$BUILDKITE_PARALLEL_JOB
  parallelism: 2
-  mirror:
-    torch_nightly: {}

 - label: Language Models Test (Extended Generation) # 80min
  timeout_in_minutes: 110
@@ -56,7 +53,7 @@ steps:
    # Install fast path packages for testing against transformers
    # Note: also needed to run plamo2 model in vLLM
    - uv pip install --system --no-build-isolation 'git+https://github.com/state-spaces/mamba@v2.3.0'
-    - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.6.0'
+    - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.5.2'
    - pytest -v -s models/language/generation -m '(not core_model) and (not hybrid_model)'
  mirror:
    amd:
@@ -65,12 +62,11 @@ steps:
      - image-build-amd
      commands:
      - uv pip install --system --no-build-isolation 'git+https://github.com/AndreasKaratzas/mamba@fix-rocm-7.0-warp-size-constexpr'
-      - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.6.0'
+      - uv pip install --system --no-build-isolation 'git+https://github.com/Dao-AILab/causal-conv1d@v1.5.2'
      - pytest -v -s models/language/generation -m '(not core_model) and (not hybrid_model)'

 - label: Language Models Test (PPL)
  timeout_in_minutes: 110
-  device: h200_18gb
  optional: true
  source_file_dependencies:
  - vllm/
@@ -94,7 +90,6 @@ steps:

 - label: Language Models Test (MTEB)
  timeout_in_minutes: 110
-  device: h200_18gb
  optional: true
  source_file_dependencies:
  - vllm/
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: "Multi-Modal Models (Standard) 1: qwen2"
  timeout_in_minutes: 45
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/models/multimodal
@@ -20,7 +19,6 @@ steps:

 - label: "Multi-Modal Models (Standard) 2: qwen3 + gemma"
  timeout_in_minutes: 45
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/models/multimodal
@@ -56,8 +54,7 @@ steps:
  - tests/models/multimodal
  commands:
    - pip install git+https://github.com/TIGER-AI-Lab/Mantis.git
-    - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py  --ignore models/multimodal/generation/test_memory_leak.py --ignore models/multimodal/processing
-    - pytest models/multimodal/generation/test_memory_leak.py -m core_model
+    - pytest -v -s models/multimodal -m core_model --ignore models/multimodal/generation/test_common.py --ignore models/multimodal/generation/test_ultravox.py --ignore models/multimodal/generation/test_qwen2_5_vl.py --ignore models/multimodal/generation/test_qwen2_vl.py --ignore models/multimodal/generation/test_whisper.py --ignore models/multimodal/processing
    - cd .. && VLLM_WORKER_MULTIPROC_METHOD=spawn pytest -v -s tests/models/multimodal/generation/test_whisper.py -m core_model  # Otherwise, mp_method="spawn" doesn't work
  mirror:
    amd:
@@ -80,7 +77,6 @@ steps:

 - label: Multi-Modal Processor # 44min
  timeout_in_minutes: 60
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/models/multimodal
@@ -135,7 +131,6 @@ steps:

 - label: Multi-Modal Models (Extended Pooling)
  optional: true
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/models/multimodal/pooling
@@ -49,7 +49,6 @@ steps:

 - label: PyTorch Fullgraph
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
  - vllm/
  - tests/compile
@@ -61,9 +60,8 @@ steps:
  # if this test fails, it means the nightly torch version is not compatible with some
  # of the dependencies. Please check the error message and add the package to whitelist
  # in /vllm/tools/pre_commit/generate_nightly_torch_test.py
-  device: h200_18gb
  soft_fail: true
  source_file_dependencies:
-  - requirements/test/nightly-torch.txt
+  - requirements/nightly_torch_test.txt
  commands:
  - bash standalone_tests/pytorch_nightly_dependency.sh
@@ -1,5 +1,5 @@
 group: Quantization
-depends_on:
+depends_on: 
  - image-build
 steps:
 - label: Quantization
@@ -9,14 +9,14 @@ steps:
  - vllm/model_executor/layers/quantization
  - tests/quantization
  commands:
-  # temporary install here since we need nightly, will move to requirements/test/cuda.in
+  # temporary install here since we need nightly, will move to requirements/test.in
  # after torchao 0.12 release, and pin a working version of torchao nightly here

  # since torchao nightly is only compatible with torch nightly currently
  # https://github.com/pytorch/ao/issues/2919, we'll have to skip new torchao tests for now
  # we can only upgrade after this is resolved
  # TODO(jerryzh168): resolve the above comment
-  - uv pip install --system torchao==0.17.0 --index-url https://download.pytorch.org/whl/cu130
+  - uv pip install --system torchao==0.14.1 --index-url https://download.pytorch.org/whl/cu129
  - uv pip install --system conch-triton-kernels
  - VLLM_TEST_FORCE_LOAD_FORMAT=auto pytest -v -s quantization/ --ignore quantization/test_blackwell_moe.py

@@ -7,7 +7,6 @@ steps:
  # If this fails, it means the PR introduces a dependency that
  # conflicts with Ray's dependency constraints.
  # See https://github.com/vllm-project/vllm/issues/33599
-  device: h200_18gb
  soft_fail: true
  timeout_in_minutes: 10
  source_file_dependencies:
@@ -4,7 +4,6 @@ depends_on:
 steps:
 - label: Spec Decode Eagle
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/v1/spec_decode/
    - vllm/v1/worker/gpu/spec_decode/
@@ -14,7 +13,6 @@ steps:

 - label: Spec Decode Speculators + MTP
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/v1/spec_decode/
    - vllm/v1/worker/gpu/spec_decode/
@@ -25,7 +23,6 @@ steps:

 - label: Spec Decode Ngram + Suffix
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/v1/spec_decode/
    - vllm/v1/worker/gpu/spec_decode/
@@ -35,23 +32,9 @@ steps:

 - label: Spec Decode Draft Model
  timeout_in_minutes: 30
-  device: h200_18gb
  source_file_dependencies:
    - vllm/v1/spec_decode/
    - vllm/v1/worker/gpu/spec_decode/
    - tests/v1/e2e/spec_decode/
  commands:
    - pytest -v -s v1/e2e/spec_decode -k "draft_model or no_sync or batch_inference"
-
- label: DFlash Speculators Correctness
-  timeout_in_minutes: 30
-  device: h100
-  optional: true
-  num_devices: 1
-  source_file_dependencies:
-    - vllm/v1/spec_decode/
-    - vllm/model_executor/models/qwen3_dflash.py
-    - tests/v1/spec_decode/test_speculators_dflash.py
-  commands:
-    - export VLLM_ALLOW_INSECURE_SERIALIZATION=1
-    - pytest -v -s v1/spec_decode/test_speculators_dflash.py -m slow_test
@@ -3,7 +3,7 @@

 # This lists cover the "core" components of vLLM that require careful review
 /vllm/compilation @zou3519 @youkaichao @ProExpertProg @BoyuanFeng @vadiklyutiy
-/vllm/distributed/kv_transfer @NickLucche @ApostaC @orozery @xuechendi
+/vllm/distributed/kv_transfer @NickLucche @ApostaC @orozery
 /vllm/lora @jeejeelee
 /vllm/model_executor/layers/attention @LucasWilkinson @MatthewBonanni
 /vllm/model_executor/layers/fused_moe @mgoin @pavanimajety
@@ -13,9 +13,6 @@
 /vllm/model_executor/layers/rotary_embedding.py @vadiklyutiy
 /vllm/model_executor/model_loader @22quinn
 /vllm/model_executor/layers/batch_invariant.py @yewentao256 
-/vllm/ir @ProExpertProg
-/vllm/kernels/ @ProExpertProg @tjtanaa
-/vllm/kernels/helion @ProExpertProg @zou3519
 /vllm/multimodal @DarkLight1337 @ywang96 @NickLucche @tjtanaa
 /vllm/vllm_flash_attn @LucasWilkinson @MatthewBonanni
 CMakeLists.txt @tlrmchlsmth @LucasWilkinson
@@ -44,9 +41,8 @@ CMakeLists.txt @tlrmchlsmth @LucasWilkinson
 /vllm/pooling_params.py @noooop @DarkLight1337
 /vllm/tokenizers @DarkLight1337 @njhill
 /vllm/renderers @DarkLight1337 @njhill
-/vllm/reasoning @aarnphm @chaunceyjiang @sfeng33 @bbrowning
-/vllm/tool_parsers @aarnphm @chaunceyjiang @sfeng33 @bbrowning
-/vllm/parser @aarnphm @chaunceyjiang @sfeng33 @bbrowning
+/vllm/reasoning @aarnphm @chaunceyjiang
+/vllm/tool_parsers @aarnphm @chaunceyjiang

 # vLLM V1
 /vllm/v1/attention @LucasWilkinson @MatthewBonanni
@@ -78,7 +74,6 @@ CMakeLists.txt @tlrmchlsmth @LucasWilkinson
 /tests/entrypoints @DarkLight1337 @robertgshaw2-redhat @aarnphm @NickLucche
 /tests/evals @mgoin @vadiklyutiy
 /tests/kernels @mgoin @tlrmchlsmth @WoosukKwon @yewentao256
-/tests/kernels/ir @ProExpertProg @tjtanaa
 /tests/models @DarkLight1337 @ywang96
 /tests/multimodal @DarkLight1337 @ywang96 @NickLucche
 /tests/quantization @mgoin @robertgshaw2-redhat @yewentao256 @pavanimajety
@@ -92,10 +87,7 @@ CMakeLists.txt @tlrmchlsmth @LucasWilkinson
 /tests/v1/kv_connector/nixl_integration @NickLucche
 /tests/v1/kv_connector @ApostaC @orozery
 /tests/v1/kv_offload @ApostaC @orozery
-/tests/v1/determinism @yewentao256
-/tests/reasoning @aarnphm @chaunceyjiang @sfeng33 @bbrowning
-/tests/tool_parsers @aarnphm @chaunceyjiang @sfeng33 @bbrowning
-/tests/tool_use @aarnphm @chaunceyjiang @sfeng33 @bbrowning
+/tests/v1/determinism @yewentao256 

 # Transformers modeling backend
 /vllm/model_executor/models/transformers @hmellor
@@ -124,16 +116,16 @@ mkdocs.yaml @hmellor
 /tools/pre_commit @hmellor

 # CPU
-/vllm/v1/worker/cpu* @bigPYJ1151 @xuechendi
+/vllm/v1/worker/cpu* @bigPYJ1151
 /csrc/cpu @bigPYJ1151
-/vllm/platforms/cpu.py @bigPYJ1151 @xuechendi
+/vllm/platforms/cpu.py @bigPYJ1151
 /cmake/cpu_extension.cmake @bigPYJ1151
-/docker/Dockerfile.cpu @bigPYJ1151 @xuechendi
+/docker/Dockerfile.cpu @bigPYJ1151

 # Intel GPU
-/vllm/v1/worker/xpu* @jikunshang @xuechendi
-/vllm/platforms/xpu.py @jikunshang @xuechendi
-/docker/Dockerfile.xpu @jikunshang @xuechendi
+/vllm/v1/worker/xpu* @jikunshang
+/vllm/platforms/xpu.py @jikunshang
+/docker/Dockerfile.xpu @jikunshang

 # Nemotron-specific files
 /vllm/model_executor/models/*nemotron* @tomeras91
@@ -15,6 +15,7 @@ PLEASE FILL IN THE PR DESCRIPTION HERE ENSURING ALL CHECKLIST ITEMS (AT THE BOTT
 - [ ] The test plan, such as providing test command.
 - [ ] The test results, such as pasting the results comparison before and after, or e2e results
 - [ ] (Optional) The necessary documentation update, such as updating `supported_models.md` and `examples` for a new model.
+- [ ] (Optional) Release notes update. If your change is user facing, please update the release notes draft in the [Google Doc](https://docs.google.com/document/d/1YyVqrgX4gHTtrstbq8oWUImOyPCKSGnJ7xtTpmXzlRs/edit?tab=t.0).
 </details>

 **BEFORE SUBMITTING, PLEASE READ <https://docs.vllm.ai/en/latest/contributing>** (anything written below this line will be removed by GitHub Actions)
@@ -18,7 +18,7 @@ pull_request_rules:
 - name: comment-pre-commit-failure
  description: Comment on PR when pre-commit check fails
  conditions:
-    - check-failure=pre-commit
+    - status-failure=pre-commit
    - -closed
    - -draft
  actions:
@@ -51,7 +51,7 @@ pull_request_rules:
 - name: comment-dco-failure
  description: Comment on PR when DCO check fails
  conditions:
-    - check-failure=dco
+    - status-failure=dco
    - -closed
    - -draft
  actions:
@@ -83,8 +83,8 @@ pull_request_rules:
    - or:
      - files~=^examples/.*deepseek.*\.py
      - files~=^tests/.*deepseek.*\.py
+      - files~=^vllm/entrypoints/openai/tool_parsers/.*deepseek.*\.py
      - files~=^vllm/model_executor/models/.*deepseek.*\.py
-      - files~=^vllm/tool_parsers/.*deepseek.*\.py
      - files~=^vllm/reasoning/.*deepseek.*\.py
      - files~=^vllm/transformers_utils/.*deepseek.*\.py
      - title~=(?i)DeepSeek
@@ -110,10 +110,9 @@ pull_request_rules:
    - or:
      - files~=^examples/.*llama.*\.py
      - files~=^tests/.*llama.*\.py
+      - files~=^vllm/entrypoints/openai/tool_parsers/llama.*\.py
      - files~=^vllm/model_executor/models/.*llama.*\.py
-      - files~=^vllm/reasoning/.*llama.*\.py
-      - files~=^vllm/tool_parsers/.*llama.*\.py
-      - files~=^vllm/transformers_utils/.*llama.*\.py
+      - files~=^vllm/transformers_utils/configs/.*llama.*\.py
      - title~=(?i)llama
  actions:
    label:
@@ -134,23 +133,6 @@ pull_request_rules:
      add:
        - multi-modality

- name: label-mistral
-  description: Automatically apply mistral label
-  conditions:
-    - label != stale
-    - or:
-      - files~=^examples/.*mistral.*\.py
-      - files~=^tests/.*mistral.*\.py
-      - files~=^vllm/model_executor/models/.*mistral.*\.py
-      - files~=^vllm/reasoning/.*mistral.*\.py
-      - files~=^vllm/tool_parsers/.*mistral.*\.py
-      - files~=^vllm/transformers_utils/.*mistral.*\.py
-      - title~=(?i)Mistral
-  actions:
-    label:
-      add:
-        - mistral
-
 - name: label-new-model
  description: Automatically apply new-model label
  conditions:
@@ -185,9 +167,7 @@ pull_request_rules:
      - files~=^examples/.*qwen.*\.py
      - files~=^tests/.*qwen.*\.py
      - files~=^vllm/model_executor/models/.*qwen.*\.py
-      - files~=^vllm/tool_parsers/.*qwen.*\.py
      - files~=^vllm/reasoning/.*qwen.*\.py
-      - files~=^vllm/transformers_utils/.*qwen.*\.py
      - title~=(?i)Qwen
  actions:
    label:
@@ -264,7 +244,6 @@ pull_request_rules:
      - files=\.buildkite/ci_config_intel.yaml
      - files=vllm/model_executor/layers/fused_moe/xpu_fused_moe.py
      - files=vllm/model_executor/kernels/linear/mixed_precision/xpu.py
-      - files=vllm/model_executor/kernels/linear/mxfp8/xpu.py
      - files=vllm/model_executor/kernels/linear/scaled_mm/xpu.py
      - files=vllm/distributed/device_communicators/xpu_communicator.py
      - files=vllm/v1/attention/backends/mla/xpu_mla_sparse.py
@@ -272,7 +251,6 @@ pull_request_rules:
      - files=vllm/v1/worker/xpu_worker.py
      - files=vllm/v1/worker/xpu_model_runner.py
      - files=vllm/_xpu_ops.py
-      - files=vllm/kernels/xpu_ops.py
      - files~=^vllm/lora/ops/xpu_ops
      - files=vllm/lora/punica_wrapper/punica_xpu.py
      - files=vllm/platforms/xpu.py
@@ -280,6 +258,7 @@ pull_request_rules:
      - title~=(?i)XPU
      - title~=(?i)Intel
      - title~=(?i)BMG
+      - title~=(?i)Arc
  actions:
    label:
      add:
@@ -399,18 +378,17 @@ pull_request_rules:
      add:
        - tool-calling

- name: auto-rebase to keep merge candidate within 1 day behind main
+- name: auto-rebase if approved, ready, and 40 commits behind main
  conditions:
    - base = main
    - label=ready
    - "#approved-reviews-by >= 1"
-    - "#commits-behind >= 50"
-    - "#check-failure = 0"
+    - "#commits-behind >= 40"
    - -closed
    - -draft
    - -conflict
  actions:
-    update: {}
+    rebase: {}

 - name: ping author on conflicts and add 'needs-rebase' label
  conditions:
@@ -320,25 +320,20 @@ jobs:
          script: |
            // Configuration: Map labels to GitHub users to CC
            // You can add multiple users per label, and multiple label configurations
-            // {users} will be replaced with @mentions
            const ccConfig = {
              rocm: {
-                users: ['hongxiayang', 'tjtanaa', 'vllmellm'],
-                message: 'CC {users} for ROCm-related issue',
-              },
-              mistral: {
-                users: ['patrickvonplaten', 'juliendenize', 'andylolu2'],
-                message: 'CC {users} for Mistral-related issue',
+                users: ['hongxiayang', 'tjtanaa', 'vllmellm'],  // Add more users as needed: ['user1', 'user2', 'user3']
+                message: 'CC {users} for ROCm-related issue'  // {users} will be replaced with @mentions
              },
              // Add more label -> user mappings here
              // Example:
              // cuda: {
              //   users: ['user1', 'user2'],
-              //   message: 'CC {users} for CUDA-related issue',
+              //   message: 'CC {users} for CUDA-related issue'
              // },
              // performance: {
              //   users: ['perfexpert'],
-              //   message: 'CC {users} for performance issue',
+              //   message: 'CC {users} for performance issue'
              // },
            };
            
@@ -32,7 +32,7 @@ jobs:

      - name: Install dependencies and build vLLM
        run: |
-          uv pip install -r requirements/build/cpu.txt --index-strategy unsafe-best-match
+          uv pip install -r requirements/cpu-build.txt --index-strategy unsafe-best-match
          uv pip install -r requirements/cpu.txt --index-strategy unsafe-best-match
          uv pip install -e . --no-build-isolation
        env:
@@ -45,7 +45,6 @@ jobs:
      - name: Smoke test vllm serve
        run: |
          # Start server in background
-          VLLM_CPU_KVCACHE_SPACE=1 \
          vllm serve Qwen/Qwen3-0.6B \
            --max-model-len=2K \
            --load-format=dummy \
@@ -62,14 +62,14 @@ jobs:
            const prAuthor = context.payload.pull_request.user.login;

            const { data: searchResults } = await github.rest.search.issuesAndPullRequests({
-              q: `repo:${owner}/${repo} type:pr is:merged author:${prAuthor}`,
+              q: `repo:${owner}/${repo} type:pr author:${prAuthor}`,
              per_page: 1,
            });

-            const mergedPRCount = searchResults.total_count;
-            console.log(`Found ${mergedPRCount} merged PRs by ${prAuthor}`);
+            const authorPRCount = searchResults.total_count;
+            console.log(`Found ${authorPRCount} PRs by ${prAuthor}`);

-            if (mergedPRCount === 0) {
+            if (authorPRCount === 1) {
              console.log(`Posting welcome comment for first-time contributor: ${prAuthor}`);
              await github.rest.issues.createComment({
                owner,
@@ -98,5 +98,5 @@ jobs:
                ].join('\n'),
              });
            } else {
-              console.log(`Skipping comment for ${prAuthor} - not a first-time contributor (${mergedPRCount} merged PRs)`);
+              console.log(`Skipping comment for ${prAuthor} - not their first PR (${authorPRCount} PRs found)`);
            }
@@ -2,7 +2,6 @@ name: pre-commit

 on:
  pull_request:
-    types: [opened, synchronize, reopened, labeled]
  push:
    branches: [main]

@@ -16,11 +15,7 @@ permissions:

 jobs:
  pre-run-check:
-    if: >-
-      github.event_name == 'pull_request' &&
-      (github.event.action != 'labeled' ||
-       github.event.label.name == 'ready' ||
-       github.event.label.name == 'verified')
+    if: github.event_name == 'pull_request'
    runs-on: ubuntu-latest
    steps:
    - name: Check PR label and author merge count
@@ -33,7 +28,6 @@ jobs:
          });

          const hasReadyLabel = pr.labels.some(l => l.name === 'ready');
-          const hasVerifiedLabel = pr.labels.some(l => l.name === 'verified');

          const { data: mergedPRs } = await github.rest.search.issuesAndPullRequests({
            q: `repo:${context.repo.owner}/${context.repo.repo} is:pr is:merged author:${pr.user.login}`,
@@ -41,20 +35,15 @@ jobs:
          });
          const mergedCount = mergedPRs.total_count;

-          if (hasReadyLabel || hasVerifiedLabel || mergedCount >= 4) {
-            core.info(`Check passed: verified label=${hasVerifiedLabel}, ready label=${hasReadyLabel}, 4+ merged PRs=${mergedCount >= 4}`);
+          if (hasReadyLabel || mergedCount >= 4) {
+            core.info(`Check passed: ready label=${hasReadyLabel}, 4+ merged PRs=${mergedCount >= 4}`);
          } else {
-            core.setFailed(`PR must have the 'verified' or 'ready' (which also triggers tests) label or the author must have at least 4 merged PRs (found ${mergedCount}).`);
+            core.setFailed(`PR must have the 'ready' label or the author must have at least 4 merged PRs (found ${mergedCount}).`);
          }

  pre-commit:
    needs: pre-run-check
-    if: >-
-      always() &&
-      (github.event.action != 'labeled' ||
-       github.event.label.name == 'ready' ||
-       github.event.label.name == 'verified') &&
-      (needs.pre-run-check.result == 'success' || needs.pre-run-check.result == 'skipped')
+    if: always() && (needs.pre-run-check.result == 'success' || needs.pre-run-check.result == 'skipped')
    runs-on: ubuntu-latest
    steps:
    - uses: actions/checkout@8e8c483db84b4bee98b60c0593521ed34d9990e8 # v6.0.1
@@ -9,7 +9,7 @@ PATH=${cuda_home}/bin:$PATH
 LD_LIBRARY_PATH=${cuda_home}/lib64:$LD_LIBRARY_PATH

 # Install requirements
-$python_executable -m pip install -r requirements/build/cuda.txt -r requirements/cuda.txt
+$python_executable -m pip install -r requirements/build.txt -r requirements/cuda.txt

 # Limit the number of parallel jobs to avoid OOM
 export MAX_JOBS=1
@@ -12,9 +12,6 @@ vllm/third_party/triton_kernels/*
 # FlashMLA interface copied from source
 vllm/third_party/flashmla/flash_mla_interface.py

-# DeepGEMM vendored package built from source
-vllm/third_party/deep_gemm/
-
 # triton jit
 .triton

@@ -29,7 +26,6 @@ __pycache__/
 # Distribution / packaging
 .Python
 build/
-!requirements/build/
 cmake-build-*/
 CMakeUserPresets.json
 develop-eggs/
@@ -39,24 +39,15 @@ repos:
  rev: 0.11.1
  hooks:
    - id: pip-compile
-      args: [
-        requirements/test/cuda.in,
-        -c, requirements/cuda.txt,
-        -o, requirements/test/cuda.txt,
-        --index-strategy, unsafe-best-match,
-        --torch-backend, cu130,
-        --python-platform, x86_64-manylinux_2_28,
-        --python-version, "3.12",
-      ]
-      files: ^requirements/(common|cuda|test/cuda)\.(in|txt)$
+      args: [requirements/test.in, -c, requirements/common.txt, -o, requirements/test.txt, --index-strategy, unsafe-best-match, --torch-backend, cu129, --python-platform, x86_64-manylinux_2_28, --python-version, "3.12"]
+      files: ^requirements/test\.(in|txt)$
    - id: pip-compile
      alias: pip-compile-rocm
      name: pip-compile-rocm
      args: [
-        requirements/test/rocm.in,
-        -c, requirements/rocm.txt,
-        -o, requirements/test/rocm.txt,
+        requirements/rocm-test.in, -o, requirements/rocm-test.txt,
        --index-strategy, unsafe-best-match,
+        -c, requirements/rocm.txt,
        --python-platform, x86_64-manylinux_2_28,
        --python-version, "3.12",
        # Exclude torch and CUDA/NVIDIA packages
@@ -68,76 +59,30 @@ repos:
        --no-emit-package, cuda-pathfinder,
        --no-emit-package, cuda-toolkit,
        --no-emit-package, cupy-cuda12x,
-        # nvidia packages (unsuffixed / unified naming)
        --no-emit-package, nvidia-cublas,
        --no-emit-package, nvidia-cuda-cupti,
        --no-emit-package, nvidia-cuda-nvrtc,
        --no-emit-package, nvidia-cuda-runtime,
-        --no-emit-package, nvidia-cudnn,
+        --no-emit-package, nvidia-cudnn-cu13,
        --no-emit-package, nvidia-cufft,
        --no-emit-package, nvidia-cufile,
        --no-emit-package, nvidia-curand,
        --no-emit-package, nvidia-cusolver,
        --no-emit-package, nvidia-cusparse,
-        --no-emit-package, nvidia-cusparselt,
-        --no-emit-package, nvidia-nccl,
-        --no-emit-package, nvidia-nvjitlink,
-        --no-emit-package, nvidia-nvshmem,
-        --no-emit-package, nvidia-nvtx,
-        # nvidia cu12 packages
-        --no-emit-package, nvidia-cublas-cu12,
-        --no-emit-package, nvidia-cuda-cupti-cu12,
-        --no-emit-package, nvidia-cuda-nvrtc-cu12,
-        --no-emit-package, nvidia-cuda-runtime-cu12,
-        --no-emit-package, nvidia-cudnn-cu12,
-        --no-emit-package, nvidia-cufft-cu12,
-        --no-emit-package, nvidia-cufile-cu12,
-        --no-emit-package, nvidia-curand-cu12,
-        --no-emit-package, nvidia-cusolver-cu12,
-        --no-emit-package, nvidia-cusparse-cu12,
-        --no-emit-package, nvidia-cusparselt-cu12,
-        --no-emit-package, nvidia-nccl-cu12,
-        --no-emit-package, nvidia-nvjitlink-cu12,
-        --no-emit-package, nvidia-nvshmem-cu12,
-        --no-emit-package, nvidia-nvtx-cu12,
-        # nvidia cu13 packages
-        --no-emit-package, nvidia-cublas-cu13,
-        --no-emit-package, nvidia-cuda-cupti-cu13,
-        --no-emit-package, nvidia-cuda-nvrtc-cu13,
-        --no-emit-package, nvidia-cuda-runtime-cu13,
-        --no-emit-package, nvidia-cudnn-cu13,
-        --no-emit-package, nvidia-cufft-cu13,
-        --no-emit-package, nvidia-cufile-cu13,
-        --no-emit-package, nvidia-curand-cu13,
-        --no-emit-package, nvidia-cusolver-cu13,
-        --no-emit-package, nvidia-cusparse-cu13,
        --no-emit-package, nvidia-cusparselt-cu13,
        --no-emit-package, nvidia-nccl-cu13,
-        --no-emit-package, nvidia-nvjitlink-cu13,
+        --no-emit-package, nvidia-nvjitlink,
        --no-emit-package, nvidia-nvshmem-cu13,
-        --no-emit-package, nvidia-nvtx-cu13,
+        --no-emit-package, nvidia-nvtx,
      ]
-      files: ^requirements/(common|rocm|test/rocm)\.(in|txt)$
-    - id: pip-compile
-      alias: pip-compile-xpu
-      name: pip-compile-xpu
-      args: [
-        requirements/test/xpu.in,
-        -c, requirements/xpu.txt,
-        -o, requirements/test/xpu.txt,
-        --index-strategy, unsafe-best-match,
-        --torch-backend, xpu,
-        --python-platform, x86_64-manylinux_2_39,
-        --python-version, "3.12",
-      ]
-      files: ^requirements/(common|xpu|test/xpu)\.(in|txt)$
+      files: ^requirements/rocm-test\.(in|txt)$
 - repo: local
  hooks:
  - id: format-torch-nightly-test
-    name: reformat test/nightly-torch.txt to be in sync with test/cuda.in
+    name: reformat nightly_torch_test.txt to be in sync with test.in
    language: python
    entry: python tools/pre_commit/generate_nightly_torch_test.py
-    files: ^requirements/test/cuda\.(in|txt)$
+    files: ^requirements/test\.(in|txt)$
  - id: mypy-local
    name: Run mypy locally for lowest supported Python version
    entry: python tools/pre_commit/mypy.py 0 "3.10"
@@ -72,11 +72,11 @@ uv pip install -e . --torch-backend=auto

 ```bash
 # Install test dependencies.
-# requirements/test/cuda.txt is pinned to x86_64; on other platforms, use the
+# requirements/test.txt is pinned to x86_64; on other platforms, use the
 # unpinned source file instead:
-uv pip install -r requirements/test/cuda.in    # resolves for current platform
+uv pip install -r requirements/test.in    # resolves for current platform
 # Or on x86_64:
-uv pip install -r requirements/test/cuda.txt
+uv pip install -r requirements/test.txt

 # Run a specific test file (use .venv/bin/python directly;
 # `source activate` does not persist in non-interactive shells):
@@ -56,8 +56,8 @@ endif()
 # requirements.txt files and should be kept consistent.  The ROCm torch
 # versions are derived from docker/Dockerfile.rocm
 #
-set(TORCH_SUPPORTED_VERSION_CUDA "2.11.0")
-set(TORCH_SUPPORTED_VERSION_ROCM "2.11.0")
+set(TORCH_SUPPORTED_VERSION_CUDA "2.10.0")
+set(TORCH_SUPPORTED_VERSION_ROCM "2.10.0")

 #
 # Try to find python package with an executable that exactly matches
@@ -225,8 +225,8 @@ if(VLLM_GPU_LANG STREQUAL "HIP")
  # Certain HIP functions are marked as [[nodiscard]], yet vllm ignores the result which generates
  # a lot of warnings that always mask real issues. Suppressing until this is properly addressed.
  #
-  set(CMAKE_${VLLM_GPU_LANG}_FLAGS "${CMAKE_${VLLM_GPU_LANG}_FLAGS} -Wno-unused-result -Wno-unused-value")
-  set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -Wno-unused-result -Wno-unused-value")
+  set(CMAKE_${VLLM_GPU_LANG}_FLAGS "${CMAKE_${VLLM_GPU_LANG}_FLAGS} -Wno-unused-result")
+  set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -Wno-unused-result")
 endif()

 #
@@ -299,7 +299,6 @@ set(VLLM_EXT_SRC
  "csrc/quantization/w8a8/int8/scaled_quant.cu"
  "csrc/quantization/w8a8/fp8/common.cu"
  "csrc/quantization/fused_kernels/fused_layernorm_dynamic_per_token_quant.cu"
-  "csrc/quantization/fused_kernels/fused_silu_mul_block_quant.cu"
  "csrc/quantization/gguf/gguf_kernel.cu"
  "csrc/quantization/activation_kernels.cu"
  "csrc/cuda_utils_kernels.cu"
@@ -307,8 +306,6 @@ set(VLLM_EXT_SRC
  "csrc/torch_bindings.cpp")

 if(VLLM_GPU_LANG STREQUAL "CUDA")
-  list(APPEND VLLM_EXT_SRC "csrc/minimax_reduce_rms_kernel.cu")
-
  SET(CUTLASS_ENABLE_HEADERS_ONLY ON CACHE BOOL "Enable only the header library")

  # Set CUTLASS_REVISION. Used for FetchContent. Also fixes some bogus messages when building.
@@ -923,14 +920,6 @@ if(VLLM_GPU_LANG STREQUAL "CUDA")
      SRCS "${SRCS}"
      CUDA_ARCHS "${FP4_ARCHS}")
    list(APPEND VLLM_STABLE_EXT_SRC "${SRCS}")
-    # nvfp4_kv_cache_kernels uses non-stable torch API and is called directly
-    # from cache_kernels.cu, so it belongs in _C rather than _C_stable.
-    set(NVFP4_KV_SRC "csrc/nvfp4_kv_cache_kernels.cu")
-    set_gencode_flags_for_srcs(
-      SRCS "${NVFP4_KV_SRC}"
-      CUDA_ARCHS "${FP4_ARCHS}")
-    target_sources(_C PRIVATE ${NVFP4_KV_SRC})
-    target_compile_definitions(_C PRIVATE ENABLE_NVFP4_SM120=1)
    list(APPEND VLLM_GPU_FLAGS "-DENABLE_NVFP4_SM120=1")
    list(APPEND VLLM_GPU_FLAGS "-DENABLE_CUTLASS_MOE_SM120=1")
    message(STATUS "Building NVFP4 for archs: ${FP4_ARCHS}")
@@ -957,12 +946,6 @@ if(VLLM_GPU_LANG STREQUAL "CUDA")
      SRCS "${SRCS}"
      CUDA_ARCHS "${FP4_ARCHS}")
    list(APPEND VLLM_STABLE_EXT_SRC "${SRCS}")
-    set(NVFP4_KV_SRC "csrc/nvfp4_kv_cache_kernels.cu")
-    set_gencode_flags_for_srcs(
-      SRCS "${NVFP4_KV_SRC}"
-      CUDA_ARCHS "${FP4_ARCHS}")
-    target_sources(_C PRIVATE ${NVFP4_KV_SRC})
-    target_compile_definitions(_C PRIVATE ENABLE_NVFP4_SM100=1)
    list(APPEND VLLM_GPU_FLAGS "-DENABLE_NVFP4_SM100=1")
    list(APPEND VLLM_GPU_FLAGS "-DENABLE_CUTLASS_MOE_SM100=1")
    message(STATUS "Building NVFP4 for archs: ${FP4_ARCHS}")
@@ -1046,6 +1029,7 @@ if(VLLM_GPU_LANG STREQUAL "CUDA")
  list(APPEND VLLM_MOE_EXT_SRC
    "csrc/moe/moe_wna16.cu"
    "csrc/moe/grouped_topk_kernels.cu"
+    "csrc/moe/gpt_oss_router_gemm.cu"
    "csrc/moe/router_gemm.cu")
 endif()

@@ -1238,9 +1222,7 @@ endif()

 # For CUDA we also build and ship some external projects.
 if (VLLM_GPU_LANG STREQUAL "CUDA")
-    include(cmake/external_projects/deepgemm.cmake)
    include(cmake/external_projects/flashmla.cmake)
-    include(cmake/external_projects/cutlass_fa3.cmake)
    include(cmake/external_projects/qutlass.cmake)

    # vllm-flash-attn should be last as it overwrites some CMake functions
@@ -23,54 +23,47 @@ For events, please visit [vllm.ai/events](https://vllm.ai/events) to join us.

 vLLM is a fast and easy-to-use library for LLM inference and serving.

-Originally developed in the [Sky Computing Lab](https://sky.cs.berkeley.edu) at UC Berkeley, vLLM has grown into one of the most active open-source AI projects built and maintained by a diverse community of many dozens of academic institutions and companies from over 2000 contributors.
+Originally developed in the [Sky Computing Lab](https://sky.cs.berkeley.edu) at UC Berkeley, vLLM has evolved into a community-driven project with contributions from both academia and industry.

 vLLM is fast with:

 - State-of-the-art serving throughput
 - Efficient management of attention key and value memory with [**PagedAttention**](https://blog.vllm.ai/2023/06/20/vllm.html)
- Continuous batching of incoming requests, chunked prefill, prefix caching
- Fast and flexible model execution with piecewise and full CUDA/HIP graphs
- Quantization: FP8, MXFP8/MXFP4, NVFP4, INT8, INT4, GPTQ/AWQ, GGUF, compressed-tensors, ModelOpt, TorchAO, and [more](https://docs.vllm.ai/en/latest/features/quantization/index.html)
- Optimized attention kernels including FlashAttention, FlashInfer, TRTLLM-GEN, FlashMLA, and Triton
- Optimized GEMM/MoE kernels for various precisions using CUTLASS, TRTLLM-GEN, CuTeDSL
- Speculative decoding including n-gram, suffix, EAGLE, DFlash
- Automatic kernel generation and graph-level transformations using torch.compile
- Disaggregated prefill, decode, and encode
+- Continuous batching of incoming requests
+- Fast model execution with CUDA/HIP graph
+- Quantizations: [GPTQ](https://arxiv.org/abs/2210.17323), [AWQ](https://arxiv.org/abs/2306.00978), [AutoRound](https://arxiv.org/abs/2309.05516), INT4, INT8, and FP8
+- Optimized CUDA kernels, including integration with FlashAttention and FlashInfer
+- Speculative decoding
+- Chunked prefill

 vLLM is flexible and easy to use with:

 - Seamless integration with popular Hugging Face models
 - High-throughput serving with various decoding algorithms, including *parallel sampling*, *beam search*, and more
- Tensor, pipeline, data, expert, and context parallelism for distributed inference
+- Tensor, pipeline, data and expert parallelism support for distributed inference
 - Streaming outputs
- Generation of structured outputs using xgrammar or guidance
- Tool calling and reasoning parsers
- OpenAI-compatible API server, plus Anthropic Messages API and gRPC support
- Efficient multi-LoRA support for dense and MoE layers
- Support for NVIDIA GPUs, AMD GPUs, and x86/ARM/PowerPC CPUs. Additionally, diverse hardware plugins such as Google TPUs, Intel Gaudi, IBM Spyre, Huawei Ascend, Rebellions NPU, Apple Silicon, MetaX GPU, and more.
+- OpenAI-compatible API server
+- Support for NVIDIA GPUs, AMD CPUs and GPUs, Intel CPUs and GPUs, PowerPC CPUs, Arm CPUs, and TPU. Additionally, support for diverse hardware plugins such as Intel Gaudi, IBM Spyre and Huawei Ascend.
+- Prefix caching support
+- Multi-LoRA support

-vLLM seamlessly supports 200+ model architectures on HuggingFace, including:
+vLLM seamlessly supports most popular open-source models on HuggingFace, including:

- Decoder-only LLMs (e.g., Llama, Qwen, Gemma)
- Mixture-of-Expert LLMs (e.g., Mixtral, DeepSeek-V3, Qwen-MoE, GPT-OSS)
- Hybrid attention and state-space models (e.g., Mamba, Qwen3.5)
- Multi-modal models (e.g., LLaVA, Qwen-VL, Pixtral)
- Embedding and retrieval models (e.g., E5-Mistral, GTE, ColBERT)
- Reward and classification models (e.g., Qwen-Math)
+- Transformer-like LLMs (e.g., Llama)
+- Mixture-of-Expert LLMs (e.g., Mixtral, Deepseek-V2 and V3)
+- Embedding Models (e.g., E5-Mistral)
+- Multi-modal LLMs (e.g., LLaVA)

 Find the full list of supported models [here](https://docs.vllm.ai/en/latest/models/supported_models.html).

 ## Getting Started

-Install vLLM with [`uv`](https://docs.astral.sh/uv/) (recommended) or `pip`:
+Install vLLM with `pip` or [from source](https://docs.vllm.ai/en/latest/getting_started/installation/gpu/index.html#build-wheel-from-source):

 ```bash
-uv pip install vllm
+pip install vllm
 ```

-Or [build from source](https://docs.vllm.ai/en/latest/getting_started/installation/gpu/index.html#build-wheel-from-source) for development.
-
 Visit our [documentation](https://docs.vllm.ai/en/latest/) to learn more.

 - [Installation](https://docs.vllm.ai/en/latest/getting_started/installation.html)
@@ -1,264 +0,0 @@
-# SPDX-License-Identifier: Apache-2.0
-# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
-"""
-Benchmark: Fused FP8 output quantization in merge_attn_states
-
-Compares fused vs unfused approaches for producing FP8-quantized merged
-attention output:
-  1. Fused CUDA     -- single CUDA kernel (merge + FP8 quant)
-  2. Fused Triton   -- single Triton kernel (merge + FP8 quant)
-  3. Unfused CUDA   -- CUDA merge + torch.compiled FP8 quant
-  4. Unfused Triton  -- Triton merge + torch.compiled FP8 quant
-
-Usage:
-    python benchmarks/fused_kernels/merge_attn_states_benchmarks.py
-    python benchmarks/fused_kernels/merge_attn_states_benchmarks.py --tp 1 4 8
-    python benchmarks/fused_kernels/merge_attn_states_benchmarks.py --dtype bfloat16
-"""
-
-import argparse
-import itertools
-
-import torch
-
-from vllm._custom_ops import merge_attn_states as merge_attn_states_cuda
-from vllm.benchmarks.lib.utils import default_vllm_config
-from vllm.model_executor.layers.quantization.input_quant_fp8 import QuantFP8
-from vllm.model_executor.layers.quantization.utils.quant_utils import GroupShape
-from vllm.platforms import current_platform
-from vllm.triton_utils import triton
-from vllm.v1.attention.ops.triton_merge_attn_states import (
-    merge_attn_states as merge_attn_states_triton,
-)
-
-# ---------------------------------------------------------------------------
-# Configuration defaults
-# ---------------------------------------------------------------------------
-
-NUM_TOKENS_LIST = [1, 16, 64, 256, 1024, 4096]
-
-# (label, num_heads, head_size) — num_heads is for TP=1
-HEAD_CONFIGS = [
-    ("DeepSeek-V3 MLA", 128, 128),
-    ("Llama-70B", 64, 128),
-    ("Llama-8B", 32, 128),
-]
-
-TP_SIZES = [1, 2, 4, 8]
-
-INPUT_DTYPES = [torch.float32, torch.float16, torch.bfloat16]
-
-QUANTILES = [0.5, 0.2, 0.8]
-
-
-# ---------------------------------------------------------------------------
-# Helpers
-# ---------------------------------------------------------------------------
-
-
-def short_dtype(dtype: torch.dtype) -> str:
-    return str(dtype).removeprefix("torch.")
-
-
-def make_inputs(
-    num_tokens: int,
-    num_heads: int,
-    head_size: int,
-    dtype: torch.dtype,
-):
-    """Create random prefix/suffix outputs and LSEs."""
-    prefix_output = torch.randn(
-        (num_tokens, num_heads, head_size), dtype=dtype, device="cuda"
-    )
-    suffix_output = torch.randn(
-        (num_tokens, num_heads, head_size), dtype=dtype, device="cuda"
-    )
-    prefix_lse = torch.randn(num_heads, num_tokens, dtype=torch.float32, device="cuda")
-    suffix_lse = torch.randn(num_heads, num_tokens, dtype=torch.float32, device="cuda")
-    # Sprinkle some inf values to exercise edge-case paths
-    mask = torch.rand(num_heads, num_tokens, device="cuda") < 0.05
-    prefix_lse[mask] = float("inf")
-    mask2 = torch.rand(num_heads, num_tokens, device="cuda") < 0.05
-    suffix_lse[mask2] = float("inf")
-    return prefix_output, suffix_output, prefix_lse, suffix_lse
-
-
-def build_configs(head_configs, num_tokens_list, input_dtypes, tp_sizes):
-    """Build (num_tokens, num_heads, head_size, dtype_str) config tuples,
-    applying TP division to num_heads and skipping invalid combos."""
-    configs = []
-    for (_, nh, hs), nt, dtype, tp in itertools.product(
-        head_configs, num_tokens_list, input_dtypes, tp_sizes
-    ):
-        nh_tp = nh // tp
-        if nh_tp >= 1:
-            configs.append((nt, nh_tp, hs, short_dtype(dtype)))
-    return configs
-
-
-def parse_args():
-    parser = argparse.ArgumentParser(
-        description="Benchmark merge_attn_states fused FP8 quantization"
-    )
-    parser.add_argument(
-        "--num-tokens",
-        type=int,
-        nargs="+",
-        default=None,
-        help=f"Override token counts (default: {NUM_TOKENS_LIST})",
-    )
-    parser.add_argument(
-        "--tp",
-        type=int,
-        nargs="+",
-        default=None,
-        help=f"TP sizes to simulate (divides num_heads) (default: {TP_SIZES})",
-    )
-    parser.add_argument(
-        "--dtype",
-        type=str,
-        nargs="+",
-        default=None,
-        help="Input dtypes (e.g. bfloat16 float16 float32). "
-        f"Default: {[short_dtype(d) for d in INPUT_DTYPES]}",
-    )
-    return parser.parse_args()
-
-
-# ---------------------------------------------------------------------------
-# Parse args and build configs before decorators
-# ---------------------------------------------------------------------------
-
-args = parse_args()
-
-num_tokens_list = args.num_tokens if args.num_tokens else NUM_TOKENS_LIST
-tp_sizes = args.tp if args.tp else TP_SIZES
-
-if args.dtype:
-    from vllm.utils.torch_utils import STR_DTYPE_TO_TORCH_DTYPE
-
-    input_dtypes = [STR_DTYPE_TO_TORCH_DTYPE[d] for d in args.dtype]
-else:
-    input_dtypes = INPUT_DTYPES
-
-configs = build_configs(HEAD_CONFIGS, num_tokens_list, input_dtypes, tp_sizes)
-
-torch._dynamo.config.recompile_limit = 8888
-
-
-# ---------------------------------------------------------------------------
-# Benchmark function
-# ---------------------------------------------------------------------------
-
-
-@triton.testing.perf_report(
-    triton.testing.Benchmark(
-        x_names=["num_tokens", "num_heads", "head_size", "dtype_str"],
-        x_vals=configs,
-        line_arg="provider",
-        line_vals=["fused_cuda", "fused_triton", "unfused_cuda", "unfused_triton"],
-        line_names=["Fused CUDA", "Fused Triton", "Unfused CUDA", "Unfused Triton"],
-        styles=[("blue", "-"), ("green", "-"), ("blue", "--"), ("green", "--")],
-        ylabel="us",
-        plot_name="merge_attn_states FP8 (fused vs unfused)",
-        args={},
-    )
-)
-@default_vllm_config()
-def benchmark(num_tokens, num_heads, head_size, dtype_str, provider):
-    input_dtype = getattr(torch, dtype_str)
-    fp8_dtype = current_platform.fp8_dtype()
-    prefix_out, suffix_out, prefix_lse, suffix_lse = make_inputs(
-        num_tokens, num_heads, head_size, input_dtype
-    )
-    output_scale = torch.tensor([0.1], dtype=torch.float32, device="cuda")
-
-    if provider == "fused_cuda":
-        output = torch.empty(
-            (num_tokens, num_heads, head_size), dtype=fp8_dtype, device="cuda"
-        )
-        fn = lambda: merge_attn_states_cuda(
-            output,
-            prefix_out,
-            prefix_lse,
-            suffix_out,
-            suffix_lse,
-            output_scale=output_scale,
-        )
-    elif provider == "fused_triton":
-        output = torch.empty(
-            (num_tokens, num_heads, head_size), dtype=fp8_dtype, device="cuda"
-        )
-        fn = lambda: merge_attn_states_triton(
-            output,
-            prefix_out,
-            prefix_lse,
-            suffix_out,
-            suffix_lse,
-            output_scale=output_scale,
-        )
-    elif provider == "unfused_cuda":
-        merge_buf = torch.empty(
-            (num_tokens, num_heads, head_size), dtype=input_dtype, device="cuda"
-        )
-        quant_fp8 = QuantFP8(
-            static=True,
-            group_shape=GroupShape.PER_TENSOR,
-            column_major_scales=False,
-        )
-        quant_input = merge_buf.view(-1, head_size)
-        compiled_quant = torch.compile(
-            quant_fp8.forward_native, fullgraph=True, dynamic=False
-        )
-
-        def unfused_fn():
-            merge_attn_states_cuda(
-                merge_buf, prefix_out, prefix_lse, suffix_out, suffix_lse
-            )
-            compiled_quant(quant_input, output_scale)
-
-        fn = unfused_fn
-    else:  # unfused_triton
-        merge_buf = torch.empty(
-            (num_tokens, num_heads, head_size), dtype=input_dtype, device="cuda"
-        )
-        quant_fp8 = QuantFP8(
-            static=True,
-            group_shape=GroupShape.PER_TENSOR,
-            column_major_scales=False,
-        )
-        quant_input = merge_buf.view(-1, head_size)
-        compiled_quant = torch.compile(
-            quant_fp8.forward_native, fullgraph=True, dynamic=False
-        )
-
-        def unfused_fn():
-            merge_attn_states_triton(
-                merge_buf, prefix_out, prefix_lse, suffix_out, suffix_lse
-            )
-            compiled_quant(quant_input, output_scale)
-
-        fn = unfused_fn
-
-    ms, min_ms, max_ms = triton.testing.do_bench_cudagraph(fn, quantiles=QUANTILES)
-    return 1000 * ms, 1000 * max_ms, 1000 * min_ms  # us
-
-
-# ---------------------------------------------------------------------------
-# Main
-# ---------------------------------------------------------------------------
-
-
-def main():
-    device_name = current_platform.get_device_name()
-    print(f"Device: {device_name}")
-    print(f"Token counts: {num_tokens_list}")
-    print(f"TP sizes: {tp_sizes}")
-    print(f"Input dtypes: {[short_dtype(d) for d in input_dtypes]}")
-    print(f"Head configs: {[(c[0], c[1], c[2]) for c in HEAD_CONFIGS]}")
-    benchmark.run(print_data=True)
-
-
-if __name__ == "__main__":
-    with torch.inference_mode():
-        main()
@@ -1,211 +0,0 @@
-# SPDX-License-Identifier: Apache-2.0
-# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
-
-from collections.abc import Callable, Iterable
-from dataclasses import dataclass
-from itertools import product
-
-import torch
-import torch.nn.functional as F
-import torch.utils.benchmark as TBenchmark
-from torch.utils.benchmark import Measurement as TMeasurement
-from tqdm import tqdm
-
-import vllm._custom_ops as ops
-from vllm.model_executor.layers.quantization.utils.fp8_utils import (
-    per_token_group_quant_fp8,
-)
-
-
-@dataclass
-class bench_params_t:
-    num_tokens: int
-    hidden_size: int
-    dtype: torch.dtype
-    group_size: int  # Changed from list[int] to int
-
-    def description(self):
-        return (
-            f"N {self.num_tokens} "
-            f"x D {self.hidden_size} "
-            f"x DT {self.dtype} "
-            f"x GS {self.group_size}"
-        )
-
-
-def get_bench_params() -> list[bench_params_t]:
-    """Test configurations covering common model sizes."""
-    NUM_TOKENS = [16, 128, 512, 2048]
-    HIDDEN_SIZES = [1024, 2048, 4096, 5120, 14336]  # Common FFN sizes
-    DTYPES = [torch.float16, torch.bfloat16]
-    GROUP_SIZES = [64, 128]  # Changed from [[1, 64], [1, 128]]
-
-    combinations = product(NUM_TOKENS, HIDDEN_SIZES, DTYPES, GROUP_SIZES)
-    bench_params = list(
-        map(lambda x: bench_params_t(x[0], x[1], x[2], x[3]), combinations)
-    )
-    return bench_params
-
-
-# Reference implementations
-def unfused_fp8_impl(
-    x: torch.Tensor,
-    quant_dtype: torch.dtype,
-    group_size: int,  # Changed from list[int]
-):
-    """Unfused: SiLU+Mul then per-tensor quantize."""
-    hidden = x.shape[-1] // 2
-    gate, up = x.split(hidden, dim=-1)
-
-    # SiLU(gate) * up
-    silu_out = F.silu(gate) * up
-
-    # Per-tensor quantize (no group_size used here)
-    silu_out, _ = ops.scaled_fp8_quant(silu_out)
-
-
-def unfused_groupwise_fp8_impl(
-    x: torch.Tensor,
-    quant_dtype: torch.dtype,
-    group_size: int,  # Changed from list[int]
-):
-    """Unfused: SiLU+Mul then group-wise quantize."""
-    hidden = x.shape[-1] // 2
-    gate, up = x.split(hidden, dim=-1)
-
-    # SiLU(gate) * up
-    silu_out = F.silu(gate) * up
-
-    # Group quantize - use group_size directly
-    silu_out, _ = per_token_group_quant_fp8(
-        silu_out, group_size=group_size, use_ue8m0=False
-    )
-
-
-def fused_impl(
-    x: torch.Tensor,
-    quant_dtype: torch.dtype,
-    group_size: int,
-):
-    """Fused: SiLU+Mul+Block Quantization in single kernel."""
-    out, _ = ops.silu_and_mul_per_block_quant(
-        x,
-        group_size=group_size,
-        quant_dtype=quant_dtype,
-        is_scale_transposed=False,
-    )
-
-
-# Bench functions
-def bench_fn(
-    x: torch.Tensor,
-    quant_dtype: torch.dtype,
-    group_size: int,
-    label: str,
-    sub_label: str,
-    fn: Callable,
-    description: str,
-) -> TMeasurement:
-    min_run_time = 1
-
-    globals = {
-        "x": x,
-        "quant_dtype": quant_dtype,
-        "group_size": group_size,
-        "fn": fn,
-    }
-    return TBenchmark.Timer(
-        stmt="fn(x, quant_dtype, group_size)",
-        globals=globals,
-        label=label,
-        sub_label=sub_label,
-        description=description,
-    ).blocked_autorange(min_run_time=min_run_time)
-
-
-def bench(params: bench_params_t, label: str, sub_label: str) -> Iterable[TMeasurement]:
-    """Run benchmarks for all implementations."""
-    # Make inputs: [num_tokens, hidden_size * 2] for [gate || up]
-    scale = 1 / params.hidden_size
-    x = (
-        torch.randn(
-            params.num_tokens,
-            params.hidden_size * 2,
-            dtype=params.dtype,
-            device="cuda",
-        )
-        * scale
-    )
-
-    timers = []
-
-    # Unfused per-tensor FP8
-    timers.append(
-        bench_fn(
-            x,
-            torch.float8_e4m3fn,
-            params.group_size,
-            label,
-            sub_label,
-            unfused_fp8_impl,
-            "unfused_fp8_impl",
-        )
-    )
-
-    # Unfused group-wise FP8
-    timers.append(
-        bench_fn(
-            x,
-            torch.float8_e4m3fn,
-            params.group_size,
-            label,
-            sub_label,
-            unfused_groupwise_fp8_impl,
-            "unfused_groupwise_fp8_impl",
-        )
-    )
-
-    # Fused group-wise FP8
-    timers.append(
-        bench_fn(
-            x,
-            torch.float8_e4m3fn,
-            params.group_size,
-            label,
-            sub_label,
-            fused_impl,
-            "fused_groupwise_fp8_impl",
-        )
-    )
-
-    return timers
-
-
-def print_timers(timers: Iterable[TMeasurement]):
-    compare = TBenchmark.Compare(timers)
-    compare.print()
-
-
-def main():
-    torch.set_default_device("cuda")
-    bench_params = get_bench_params()
-
-    print(f"Running {len(bench_params)} benchmark configurations...")
-    print(
-        f"This will take approximately {len(bench_params) * 3} seconds (1s per variant)"
-    )
-    print()
-
-    timers = []
-    for bp in tqdm(bench_params):
-        result_timers = bench(bp, "silu-mul-block-quant", bp.description())
-        timers.extend(result_timers)
-
-    print("\n" + "=" * 80)
-    print("FINAL COMPARISON - ALL RESULTS")
-    print("=" * 80)
-    print_timers(timers)
-
-
-if __name__ == "__main__":
-    main()
@@ -9,12 +9,11 @@ os.environ["VLLM_USE_DEEP_GEMM"] = "0"
 import torch

 from vllm.benchmarks.lib.utils import default_vllm_config
-from vllm.model_executor.kernels.linear import (
-    init_fp8_linear_kernel,
+from vllm.model_executor.layers.quantization.utils.fp8_utils import (
+    W8A8BlockFp8LinearOp,
 )
 from vllm.model_executor.layers.quantization.utils.quant_utils import (
    GroupShape,
-    create_fp8_quant_key,
 )
 from vllm.model_executor.layers.quantization.utils.w8a8_utils import (
    CUTLASS_BLOCK_FP8_SUPPORTED,
@@ -71,15 +70,11 @@ def build_w8a8_block_fp8_runner(M, N, K, block_size, device, use_cutlass):
    weight_group_shape = GroupShape(block_n, block_k)
    act_quant_group_shape = GroupShape(1, block_k)  # Per-token, per-group quantization

-    linear_op = init_fp8_linear_kernel(
-        weight_quant_key=create_fp8_quant_key(
-            static=True, group_shape=weight_group_shape
-        ),
-        activation_quant_key=create_fp8_quant_key(
-            static=False, group_shape=act_quant_group_shape
-        ),
-        out_dtype=torch.get_default_dtype(),
-        module_name="build_w8a8_block_fp8_runner",
+    linear_op = W8A8BlockFp8LinearOp(
+        weight_group_shape=weight_group_shape,
+        act_quant_group_shape=act_quant_group_shape,
+        cutlass_block_fp8_supported=use_cutlass,
+        use_aiter_and_is_supported=False,
    )

    def run():
@@ -9,7 +9,6 @@ from vllm.model_executor.layers.fused_moe.moe_align_block_size import (
    moe_align_block_size,
 )
 from vllm.triton_utils import triton
-from vllm.utils.torch_utils import set_random_seed


 def get_topk_ids(num_tokens: int, num_experts: int, topk: int) -> torch.Tensor:
@@ -45,7 +44,7 @@ configs = list(
 def benchmark(num_tokens, num_experts, topk, ep_size, provider):
    """Benchmark function for Triton."""
    block_size = 256
-    set_random_seed(0)
+    torch.cuda.manual_seed_all(0)
    topk_ids = get_topk_ids(num_tokens, num_experts, topk)

    e_map = None
@@ -0,0 +1,134 @@
+# SPDX-License-Identifier: Apache-2.0
+# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
+
+import torch
+import torch.nn.functional as F
+
+from vllm import _custom_ops as ops
+from vllm.platforms import current_platform
+from vllm.transformers_utils.config import get_config
+from vllm.triton_utils import triton
+from vllm.utils.argparse_utils import FlexibleArgumentParser
+
+# Dimensions supported by the DSV3 specialized kernel
+DSV3_SUPPORTED_NUM_EXPERTS = [256, 384]
+DSV3_SUPPORTED_HIDDEN_SIZES = [7168]
+
+# Dimensions supported by the gpt-oss specialized kernel
+GPT_OSS_SUPPORTED_NUM_EXPERTS = [32, 128]
+GPT_OSS_SUPPORTED_HIDDEN_SIZES = [2880]
+
+
+def get_batch_size_range(max_batch_size):
+    return [2**x for x in range(14) if 2**x <= max_batch_size]
+
+
+def get_model_params(config):
+    if config.architectures[0] in (
+        "DeepseekV2ForCausalLM",
+        "DeepseekV3ForCausalLM",
+        "DeepseekV32ForCausalLM",
+    ):
+        num_experts = config.n_routed_experts
+        hidden_size = config.hidden_size
+    elif config.architectures[0] in ("GptOssForCausalLM",):
+        num_experts = config.num_local_experts
+        hidden_size = config.hidden_size
+    else:
+        raise ValueError(f"Unsupported architecture: {config.architectures}")
+    return num_experts, hidden_size
+
+
+def get_benchmark(model, max_batch_size, trust_remote_code):
+    @triton.testing.perf_report(
+        triton.testing.Benchmark(
+            x_names=["batch_size"],
+            x_vals=get_batch_size_range(max_batch_size),
+            x_log=False,
+            line_arg="provider",
+            line_vals=[
+                "torch",
+                "vllm",
+            ],
+            line_names=["PyTorch", "vLLM"],
+            styles=([("blue", "-"), ("red", "-")]),
+            ylabel="TFLOPs",
+            plot_name=f"{model} router gemm throughput",
+            args={},
+        )
+    )
+    def benchmark(batch_size, provider):
+        config = get_config(model=model, trust_remote_code=trust_remote_code)
+        num_experts, hidden_size = get_model_params(config)
+
+        mat_a = torch.randn(
+            (batch_size, hidden_size), dtype=torch.bfloat16, device="cuda"
+        ).contiguous()
+        mat_b = torch.randn(
+            (num_experts, hidden_size), dtype=torch.bfloat16, device="cuda"
+        ).contiguous()
+        bias = torch.randn(
+            num_experts, dtype=torch.bfloat16, device="cuda"
+        ).contiguous()
+
+        is_hopper_or_blackwell = current_platform.is_device_capability(
+            90
+        ) or current_platform.is_device_capability_family(100)
+        allow_dsv3_router_gemm = (
+            is_hopper_or_blackwell
+            and num_experts in DSV3_SUPPORTED_NUM_EXPERTS
+            and hidden_size in DSV3_SUPPORTED_HIDDEN_SIZES
+        )
+        allow_gpt_oss_router_gemm = (
+            is_hopper_or_blackwell
+            and num_experts in GPT_OSS_SUPPORTED_NUM_EXPERTS
+            and hidden_size in GPT_OSS_SUPPORTED_HIDDEN_SIZES
+        )
+
+        has_bias = False
+        if allow_gpt_oss_router_gemm:
+            has_bias = True
+
+        quantiles = [0.5, 0.2, 0.8]
+
+        if provider == "torch":
+
+            def runner():
+                if has_bias:
+                    F.linear(mat_a, mat_b, bias)
+                else:
+                    F.linear(mat_a, mat_b)
+        elif provider == "vllm":
+
+            def runner():
+                if allow_dsv3_router_gemm:
+                    ops.dsv3_router_gemm(mat_a, mat_b, torch.bfloat16)
+                elif allow_gpt_oss_router_gemm:
+                    ops.gpt_oss_router_gemm(mat_a, mat_b, bias)
+                else:
+                    raise ValueError("Unsupported router gemm")
+
+        ms, min_ms, max_ms = triton.testing.do_bench_cudagraph(
+            runner, quantiles=quantiles
+        )
+
+        def tflops(t_ms):
+            flops = 2 * batch_size * hidden_size * num_experts
+            return flops / (t_ms * 1e-3) / 1e12
+
+        return tflops(ms), tflops(max_ms), tflops(min_ms)
+
+    return benchmark
+
+
+if __name__ == "__main__":
+    parser = FlexibleArgumentParser()
+    parser.add_argument("--model", type=str, default="openai/gpt-oss-20b")
+    parser.add_argument("--max-batch-size", default=16, type=int)
+    parser.add_argument("--trust-remote-code", action="store_true")
+    args = parser.parse_args()
+
+    # Get the benchmark function
+    benchmark = get_benchmark(args.model, args.max_batch_size, args.trust_remote_code)
+    # Run performance benchmark
+    benchmark.run(print_data=True)
@@ -20,7 +20,7 @@ import matplotlib.pyplot as plt
 import numpy as np
 import torch

-from vllm.model_executor.layers.fused_moe.experts.batched_deep_gemm_moe import (
+from vllm.model_executor.layers.fused_moe.batched_deep_gemm_moe import (
    persistent_masked_m_silu_mul_quant,
 )
 from vllm.triton_utils import tl, triton
@@ -1,162 +0,0 @@
-# SPDX-License-Identifier: Apache-2.0
-# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
-
-# Benchmarks the fused Triton bilinear position-embedding kernel against
-# the pure-PyTorch (native) implementation used in Qwen3-VL ViT models.
-#
-# == Usage Examples ==
-#
-# Default benchmark:
-#   python3 benchmark_vit_bilinear_pos_embed.py
-#
-# Custom parameters:
-#   python3 benchmark_vit_bilinear_pos_embed.py --hidden-dim 1152 \
-#       --num-grid-per-side 48 --save-path ./configs/vit_pos_embed/
-
-import itertools
-
-import torch
-
-from vllm.model_executor.models.qwen3_vl import (
-    pos_embed_interpolate_native,
-    triton_pos_embed_interpolate,
-)
-from vllm.triton_utils import HAS_TRITON, triton
-from vllm.utils.argparse_utils import FlexibleArgumentParser
-
-# (h, w) configurations to benchmark
-h_w_configs = [
-    (16, 16),
-    (32, 32),
-    (48, 48),
-    (64, 64),
-    (128, 128),
-    (32, 48),
-    (60, 80),
-]
-
-# Temporal dimensions
-t_range = [1]
-
-configs = list(itertools.product(t_range, h_w_configs))
-
-
-def get_benchmark(
-    num_grid_per_side: int,
-    spatial_merge_size: int,
-    hidden_dim: int,
-    dtype: torch.dtype,
-    device: str,
-):
-    @triton.testing.perf_report(
-        triton.testing.Benchmark(
-            x_names=["t", "h_w"],
-            x_vals=[list(_) for _ in configs],
-            line_arg="provider",
-            line_vals=["native", "triton"],
-            line_names=["Native (PyTorch)", "Triton"],
-            styles=[("blue", "-"), ("red", "-")],
-            ylabel="us",
-            plot_name=(
-                f"vit-bilinear-pos-embed-"
-                f"grid{num_grid_per_side}-"
-                f"dim{hidden_dim}-"
-                f"{dtype}"
-            ),
-            args={},
-        )
-    )
-    def benchmark(t, h_w, provider):
-        h, w = h_w
-
-        torch.manual_seed(42)
-        embed_weight = (
-            torch.randn(
-                num_grid_per_side * num_grid_per_side,
-                hidden_dim,
-                device=device,
-                dtype=dtype,
-            )
-            * 0.25
-        )
-
-        quantiles = [0.5, 0.2, 0.8]
-
-        if provider == "native":
-            ms, min_ms, max_ms = triton.testing.do_bench(
-                lambda: pos_embed_interpolate_native(
-                    embed_weight,
-                    t,
-                    h,
-                    w,
-                    num_grid_per_side,
-                    spatial_merge_size,
-                    dtype,
-                ),
-                quantiles=quantiles,
-            )
-        else:
-            assert HAS_TRITON, "Triton not available"
-            ms, min_ms, max_ms = triton.testing.do_bench(
-                lambda: triton_pos_embed_interpolate(
-                    embed_weight,
-                    t,
-                    h,
-                    w,
-                    num_grid_per_side,
-                    spatial_merge_size,
-                    dtype,
-                ),
-                quantiles=quantiles,
-            )
-
-        return 1000 * ms, 1000 * max_ms, 1000 * min_ms
-
-    return benchmark
-
-
-if __name__ == "__main__":
-    parser = FlexibleArgumentParser(
-        description="Benchmark bilinear position embedding interpolation."
-    )
-    parser.add_argument(
-        "--num-grid-per-side",
-        type=int,
-        default=48,
-        help="Position embedding grid size (default: 48 for Qwen3-VL)",
-    )
-    parser.add_argument(
-        "--spatial-merge-size",
-        type=int,
-        default=2,
-        help="Spatial merge size (default: 2)",
-    )
-    parser.add_argument(
-        "--hidden-dim",
-        type=int,
-        default=1152,
-        help="Embedding hidden dimension (default: 1152 for Qwen3-VL)",
-    )
-    parser.add_argument(
-        "--device",
-        type=str,
-        choices=["cuda:0", "cuda:1"],
-        default="cuda:0",
-    )
-    parser.add_argument(
-        "--save-path",
-        type=str,
-        default="./vit_pos_embed/",
-    )
-    args = parser.parse_args()
-
-    dtype = torch.bfloat16
-
-    bench = get_benchmark(
-        args.num_grid_per_side,
-        args.spatial_merge_size,
-        args.hidden_dim,
-        dtype,
-        args.device,
-    )
-    bench.run(print_data=True, save_path=args.save_path)
@@ -16,7 +16,6 @@ from vllm.utils.deep_gemm import (
    fp8_gemm_nt,
    per_block_cast_to_fp8,
 )
-from vllm.utils.torch_utils import set_random_seed


 def benchmark_shape(
@@ -236,7 +235,9 @@ def run_benchmarks(verbose: bool = False):
    torch.backends.cudnn.allow_tf32 = True

    # Set seeds for reproducibility
-    set_random_seed(42)
+    torch.manual_seed(42)
+    torch.cuda.manual_seed(42)
+
    # Define benchmark shapes (m, n, k)
    shapes = [
        (8, 4096, 7168),
@@ -1439,12 +1439,6 @@ async def main() -> None:
        action="store_true",
        help="Export summary to Excel file (optional)",
    )
-    parser.add_argument(
-        "--stats-json-output",
-        type=str,
-        default=None,
-        help="Export per-request stats (ttft_ms, tpot_ms, etc.) to a JSON file",
-    )
    parser.add_argument(
        "-v",
        "--verbose",
@@ -1657,19 +1651,6 @@ async def main() -> None:
        warmup_runtime_sec=warmup_runtime_sec,
    )

-    if args.stats_json_output is not None:
-        # Export per-request metrics as a JSON array for downstream analysis.
-        stats_data = [s._asdict() for s in client_metrics]
-        logger.info(
-            f"{Color.GREEN}Writing per-request stats JSON: "
-            f"{args.stats_json_output}{Color.RESET}"
-        )
-        os.makedirs(
-            os.path.dirname(os.path.abspath(args.stats_json_output)), exist_ok=True
-        )
-        with open(args.stats_json_output, "w") as f:
-            json.dump(stats_data, f, indent=2)
-
    if args.output_file is not None:
        # Write a JSON file with the updated conversations
        # The "assistant" content will contain the answers from the tested LLM
@@ -30,21 +30,6 @@ else()
    list(APPEND CXX_COMPILE_FLAGS
        "-fopenmp"
        "-DVLLM_CPU_EXTENSION")
-
-    # locate PyTorch's libgomp (e.g. site-packages/torch.libs/libgomp-947d5fa1.so.1.0.0)
-    # and create a local shim dir with it
-    vllm_prepare_torch_gomp_shim(VLLM_TORCH_GOMP_SHIM_DIR)
-
-    find_library(OPEN_MP
-        NAMES gomp
-        PATHS ${VLLM_TORCH_GOMP_SHIM_DIR}
-        NO_DEFAULT_PATH
-        REQUIRED
-    )
-    # Set LD_LIBRARY_PATH to include the shim dir at build time to use the same libgomp as PyTorch
-    if (OPEN_MP)
-        set(ENV{LD_LIBRARY_PATH} "${VLLM_TORCH_GOMP_SHIM_DIR}:$ENV{LD_LIBRARY_PATH}")
-    endif()
 endif()

 if (NOT MACOSX_FOUND)
@@ -190,6 +175,20 @@ if (ENABLE_X86_ISA OR (ASIMD_FOUND AND NOT APPLE_SILICON_FOUND) OR POWER9_FOUND
        if(NOT NPROC)
            set(NPROC 4)
        endif()
+        # locate PyTorch's libgomp (e.g. site-packages/torch.libs/libgomp-947d5fa1.so.1.0.0)
+        # and create a local shim dir with it
+        vllm_prepare_torch_gomp_shim(VLLM_TORCH_GOMP_SHIM_DIR)
+
+        find_library(OPEN_MP
+            NAMES gomp
+            PATHS ${VLLM_TORCH_GOMP_SHIM_DIR}
+            NO_DEFAULT_PATH
+            REQUIRED
+        )
+        # Set LD_LIBRARY_PATH to include the shim dir at build time to use the same libgomp as PyTorch
+        if (OPEN_MP)
+            set(ENV{LD_LIBRARY_PATH} "${VLLM_TORCH_GOMP_SHIM_DIR}:$ENV{LD_LIBRARY_PATH}")
+        endif()

        # Fetch and populate ACL
        if(DEFINED ENV{ACL_ROOT_DIR} AND IS_DIRECTORY "$ENV{ACL_ROOT_DIR}")
@@ -350,7 +349,6 @@ endif()
 set(VLLM_EXT_SRC
    "csrc/cpu/activation.cpp"
    "csrc/cpu/utils.cpp"
-    "csrc/cpu/spec_decode_utils.cpp"
    "csrc/cpu/layernorm.cpp"
    "csrc/cpu/mla_decode.cpp"
    "csrc/cpu/pos_encoding.cpp"
@@ -361,7 +359,6 @@ set(VLLM_EXT_SRC
 if (ASIMD_FOUND AND NOT APPLE_SILICON_FOUND)
    set(VLLM_EXT_SRC
        "csrc/cpu/shm.cpp"
-        "csrc/cpu/activation_lut_bf16.cpp"
        ${VLLM_EXT_SRC})
 endif()

@@ -386,7 +383,6 @@ if (ENABLE_X86_ISA)
        "csrc/cpu/cpu_wna16.cpp"
        "csrc/cpu/cpu_fused_moe.cpp"
        "csrc/cpu/utils.cpp"
-        "csrc/cpu/spec_decode_utils.cpp"
        "csrc/cpu/cpu_attn.cpp"
        "csrc/cpu/dnnl_kernels.cpp"
        "csrc/cpu/torch_bindings.cpp"
@@ -399,7 +395,6 @@ if (ENABLE_X86_ISA)

    set(VLLM_EXT_SRC_AVX2 
        "csrc/cpu/utils.cpp"
-        "csrc/cpu/spec_decode_utils.cpp"
        "csrc/cpu/cpu_attn.cpp"
        "csrc/cpu/torch_bindings.cpp"
        # TODO: Remove these files
@@ -1,163 +0,0 @@
-# SPDX-License-Identifier: Apache-2.0
-# SPDX-FileCopyrightText: Copyright contributors to the vLLM project
-#
-# CUTLASS FA3 MLA Sparse Attention — requires CUDA >= 12.4, SM90a
-#
-# Vendors the sgl-attn CUTLASS FlashAttention3 kernel from SGLang into vLLM
-# as a self-contained extension (_cutlass_fa3_C). This provides a high-
-# performance sparse MLA attention kernel for SM90 (Hopper) GPUs.
-#
-# Source: https://github.com/sgl-project/sgl-attn (commit bcf72ccc)
-# CUTLASS: https://github.com/NVIDIA/cutlass (commit 57e3cfb4)
-
-# Guard: CUDA >= 12.4 required for SM90a features used by FA3
-if(NOT ${CMAKE_CUDA_COMPILER_VERSION} VERSION_GREATER_EQUAL "12.4")
-  message(STATUS "Skipping CUTLASS FA3: requires CUDA >= 12.4")
-  # Create empty target so setup.py doesn't fail on unsupported systems
-  add_custom_target(_cutlass_fa3_C)
-  return()
-endif()
-
-# Guard: SM90 architecture required
-set(CUTLASS_FA3_SUPPORT_ARCHS)
-list(APPEND CUTLASS_FA3_SUPPORT_ARCHS "9.0a")
-cuda_archs_loose_intersection(
-  CUTLASS_FA3_ARCHS "${CUTLASS_FA3_SUPPORT_ARCHS}" "${CUDA_ARCHS}")
-if(NOT CUTLASS_FA3_ARCHS)
-  message(STATUS "Skipping CUTLASS FA3: requires SM90 (CUDA_ARCHS=${CUDA_ARCHS})")
-  add_custom_target(_cutlass_fa3_C)
-  return()
-endif()
-
-include(FetchContent)
-
-# Fetch sgl-attn (Flash Attention 3 kernels from SGLang)
-# We only need the source files, not the build system, so we use
-# FetchContent_Populate to download without building.
-if (DEFINED ENV{SGL_ATTN_SRC_DIR})
-  set(SGL_ATTN_SRC_DIR $ENV{SGL_ATTN_SRC_DIR})
-endif()
-if(SGL_ATTN_SRC_DIR)
-  FetchContent_Declare(cutlass_fa3
-    SOURCE_DIR ${SGL_ATTN_SRC_DIR})
-else()
-  FetchContent_Declare(cutlass_fa3
-    GIT_REPOSITORY https://github.com/sgl-project/sgl-attn.git
-    GIT_TAG bcf72ccc6816b36a5fae2c5a3c027604629785e0
-    GIT_PROGRESS TRUE
-    GIT_SHALLOW FALSE)
-endif()
-FetchContent_GetProperties(cutlass_fa3)
-if(NOT cutlass_fa3_POPULATED)
-  FetchContent_Populate(cutlass_fa3)
-endif()
-message(STATUS "CUTLASS FA3 sgl-attn source: ${cutlass_fa3_SOURCE_DIR}")
-
-# Fetch CUTLASS for FA3 (headers only, separate from vLLM's main CUTLASS
-# to avoid version conflicts). Use FetchContent_Populate to avoid running
-# CUTLASS's own CMakeLists.txt which would create conflicting targets.
-if (DEFINED ENV{CUTLASS_FA3_CUTLASS_SRC_DIR})
-  set(CUTLASS_FA3_CUTLASS_SRC_DIR $ENV{CUTLASS_FA3_CUTLASS_SRC_DIR})
-endif()
-if(CUTLASS_FA3_CUTLASS_SRC_DIR)
-  FetchContent_Declare(cutlass_for_fa3
-    SOURCE_DIR ${CUTLASS_FA3_CUTLASS_SRC_DIR})
-else()
-  FetchContent_Declare(cutlass_for_fa3
-    GIT_REPOSITORY https://github.com/NVIDIA/cutlass.git
-    GIT_TAG 57e3cfb47a2d9e0d46eb6335c3dc411498efa198
-    GIT_PROGRESS TRUE
-    GIT_SHALLOW FALSE)
-endif()
-FetchContent_GetProperties(cutlass_for_fa3)
-if(NOT cutlass_for_fa3_POPULATED)
-  FetchContent_Populate(cutlass_for_fa3)
-endif()
-message(STATUS "CUTLASS FA3 cutlass source: ${cutlass_for_fa3_SOURCE_DIR}")
-
-set(FA3_SRC "${cutlass_fa3_SOURCE_DIR}/hopper")
-
-# flash_api.cpp dispatches to all head dimensions + dtypes (BF16, FP16, FP8)
-# at compile time. With FLASHATTENTION_DISABLE_SM8x, only SM90 instantiations
-# are needed. We exclude hdimall_* (fails on CUDA 13+) and backward files.
-file(GLOB FA3_INSTANTIATION_SOURCES
-  # BF16 instantiations
-  "${FA3_SRC}/instantiations/flash_fwd_hdim64_bf16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim96_bf16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim128_bf16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim192_bf16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim256_bf16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdimdiff_bf16*_sm90.cu"
-  # FP16 instantiations
-  "${FA3_SRC}/instantiations/flash_fwd_hdim64_fp16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim96_fp16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim128_fp16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim192_fp16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim256_fp16*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdimdiff_fp16*_sm90.cu"
-  # FP8 (e4m3) instantiations
-  "${FA3_SRC}/instantiations/flash_fwd_hdim64_e4m3*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim96_e4m3*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim128_e4m3*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim192_e4m3*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdim256_e4m3*_sm90.cu"
-  "${FA3_SRC}/instantiations/flash_fwd_hdimdiff_e4m3*_sm90.cu")
-
-set(FA3_CORE_SOURCES
-  "${FA3_SRC}/flash_api.cpp"
-  "${FA3_SRC}/flash_prepare_scheduler.cu"
-  "${FA3_SRC}/flash_fwd_combine.cu")
-
-set(FA3_ALL_SOURCES
-  "${CMAKE_CURRENT_SOURCE_DIR}/csrc/cutlass_fa3_extension.cc"
-  ${FA3_CORE_SOURCES}
-  ${FA3_INSTANTIATION_SOURCES})
-
-set(FA3_INCLUDE_DIRS
-  ${FA3_SRC}
-  ${cutlass_fa3_SOURCE_DIR}/include
-  ${cutlass_for_fa3_SOURCE_DIR}/include
-  ${cutlass_for_fa3_SOURCE_DIR}/tools/util/include
-  ${CMAKE_CURRENT_SOURCE_DIR}/csrc)
-
-# Set SM90a gencode flags for all FA3 CUDA sources
-set_gencode_flags_for_srcs(
-  SRCS "${FA3_ALL_SOURCES}"
-  CUDA_ARCHS "${CUTLASS_FA3_ARCHS}")
-
-define_extension_target(_cutlass_fa3_C
-  DESTINATION vllm
-  LANGUAGE ${VLLM_GPU_LANG}
-  SOURCES ${FA3_ALL_SOURCES}
-  COMPILE_FLAGS ${VLLM_GPU_FLAGS}
-  ARCHITECTURES ${VLLM_GPU_ARCHES}
-  INCLUDE_DIRECTORIES ${FA3_INCLUDE_DIRS}
-  USE_SABI 3
-  WITH_SOABI)
-
-# FA3-specific compile options for CUDA and C++ source files:
-# - C++17 required by CUTLASS
-# - Fast math for performance
-# - Relaxed constexpr for CUTLASS template metaprogramming
-# - Disable backward pass, dropout, uneven K (not needed for inference)
-# - Enable varlen-only mode (all our use cases are variable-length)
-target_compile_options(_cutlass_fa3_C PRIVATE
-  $<$<COMPILE_LANGUAGE:CUDA>:-UPy_LIMITED_API>
-  $<$<COMPILE_LANGUAGE:CXX>:-UPy_LIMITED_API>
-  $<$<COMPILE_LANGUAGE:CUDA>:-std=c++17>
-  $<$<COMPILE_LANGUAGE:CXX>:-std=c++17>
-  $<$<COMPILE_LANGUAGE:CUDA>:--use_fast_math>
-  $<$<COMPILE_LANGUAGE:CUDA>:--expt-relaxed-constexpr>)
-
-target_compile_definitions(_cutlass_fa3_C PRIVATE
-  CUTE_USE_PACKED_TUPLE=1
-  CUTLASS_ENABLE_GDC_FOR_SM90
-  CUTE_SM90_EXTENDED_MMA_SHAPES_ENABLED
-  CUTLASS_ENABLE_TENSOR_CORE_MMA=1
-  FLASHATTENTION_DISABLE_BACKWARD
-  FLASHATTENTION_DISABLE_DROPOUT
-  FLASHATTENTION_DISABLE_UNEVEN_K
-  FLASHATTENTION_DISABLE_SM8x
-  FLASHATTENTION_VARLEN_ONLY)
-
-message(STATUS "CUTLASS FA3 MLA Sparse: enabled for SM90 (${CUTLASS_FA3_ARCHS})")
@@ -1,151 +0,0 @@
-include(FetchContent)
-
-# If DEEPGEMM_SRC_DIR is set, DeepGEMM is built from that directory
-# instead of downloading.
-# It can be set as an environment variable or passed as a cmake argument.
-# The environment variable takes precedence.
-if (DEFINED ENV{DEEPGEMM_SRC_DIR})
-  set(DEEPGEMM_SRC_DIR $ENV{DEEPGEMM_SRC_DIR})
-endif()
-
-if(DEEPGEMM_SRC_DIR)
-  FetchContent_Declare(
-    deepgemm
-    SOURCE_DIR ${DEEPGEMM_SRC_DIR}
-    CONFIGURE_COMMAND ""
-    BUILD_COMMAND ""
-  )
-else()
-  # This ref should be kept in sync with tools/install_deepgemm.sh
-  FetchContent_Declare(
-    deepgemm
-    GIT_REPOSITORY https://github.com/deepseek-ai/DeepGEMM.git
-    GIT_TAG 477618cd51baffca09c4b0b87e97c03fe827ef03
-    GIT_SUBMODULES "third-party/cutlass" "third-party/fmt"
-    GIT_PROGRESS TRUE
-    CONFIGURE_COMMAND ""
-    BUILD_COMMAND ""
-  )
-endif()
-
-# Use FetchContent_Populate (not MakeAvailable) to avoid processing
-# DeepGEMM's own CMakeLists.txt which has incompatible find_package calls.
-FetchContent_GetProperties(deepgemm)
-if(NOT deepgemm_POPULATED)
-  FetchContent_Populate(deepgemm)
-endif()
-message(STATUS "DeepGEMM is available at ${deepgemm_SOURCE_DIR}")
-
-# DeepGEMM requires CUDA 12.3+ for SM90, 12.9+ for SM100
-set(DEEPGEMM_SUPPORT_ARCHS)
-if(${CMAKE_CUDA_COMPILER_VERSION} VERSION_GREATER_EQUAL 12.3)
-  list(APPEND DEEPGEMM_SUPPORT_ARCHS "9.0a")
-endif()
-if(${CMAKE_CUDA_COMPILER_VERSION} VERSION_GREATER_EQUAL 12.9)
-  list(APPEND DEEPGEMM_SUPPORT_ARCHS "10.0f")
-elseif(${CMAKE_CUDA_COMPILER_VERSION} VERSION_GREATER_EQUAL 12.8)
-  list(APPEND DEEPGEMM_SUPPORT_ARCHS "10.0a")
-endif()
-
-cuda_archs_loose_intersection(DEEPGEMM_ARCHS
-  "${DEEPGEMM_SUPPORT_ARCHS}" "${CUDA_ARCHS}")
-
-if(DEEPGEMM_ARCHS)
-  message(STATUS "DeepGEMM CUDA architectures: ${DEEPGEMM_ARCHS}")
-
-  find_package(CUDAToolkit REQUIRED)
-
-  #
-  # Build the _C pybind11 extension from DeepGEMM's C++ source.
-  # This is a CXX-only module — CUDA kernels are JIT-compiled at runtime.
-  #
-  Python_add_library(_deep_gemm_C MODULE WITH_SOABI
-    "${deepgemm_SOURCE_DIR}/csrc/python_api.cpp")
-
-  # The pybind11 module name must be _C to match DeepGEMM's Python imports.
-  set_target_properties(_deep_gemm_C PROPERTIES OUTPUT_NAME "_C")
-
-  target_compile_definitions(_deep_gemm_C PRIVATE
-    "-DTORCH_EXTENSION_NAME=_C")
-
-  target_include_directories(_deep_gemm_C PRIVATE
-    "${deepgemm_SOURCE_DIR}/csrc"
-    "${deepgemm_SOURCE_DIR}/deep_gemm/include"
-    "${deepgemm_SOURCE_DIR}/third-party/cutlass/include"
-    "${deepgemm_SOURCE_DIR}/third-party/cutlass/tools/util/include"
-    "${deepgemm_SOURCE_DIR}/third-party/fmt/include")
-
-  target_compile_options(_deep_gemm_C PRIVATE
-    $<$<COMPILE_LANGUAGE:CXX>:-std=c++17>
-    $<$<COMPILE_LANGUAGE:CXX>:-O3>
-    $<$<COMPILE_LANGUAGE:CXX>:-Wno-psabi>
-    $<$<COMPILE_LANGUAGE:CXX>:-Wno-deprecated-declarations>)
-
-  # torch_python is required because DeepGEMM uses pybind11 type casters
-  # for at::Tensor (via PYBIND11_MODULE), unlike vLLM's own extensions which
-  # use torch::Library custom ops.
-  find_library(TORCH_PYTHON_LIBRARY torch_python
-    PATHS "${TORCH_INSTALL_PREFIX}/lib"
-    REQUIRED)
-
-  target_link_libraries(_deep_gemm_C PRIVATE
-    torch ${TORCH_LIBRARIES} "${TORCH_PYTHON_LIBRARY}"
-    CUDA::cudart CUDA::nvrtc)
-
-  # Install the shared library into the vendored package directory
-  install(TARGETS _deep_gemm_C
-    LIBRARY DESTINATION vllm/third_party/deep_gemm
-    COMPONENT _deep_gemm_C)
-
-  #
-  # Vendor DeepGEMM Python package files
-  #
-  install(FILES
-    "${deepgemm_SOURCE_DIR}/deep_gemm/__init__.py"
-    DESTINATION vllm/third_party/deep_gemm
-    COMPONENT _deep_gemm_C)
-
-  install(DIRECTORY "${deepgemm_SOURCE_DIR}/deep_gemm/utils/"
-    DESTINATION vllm/third_party/deep_gemm/utils
-    COMPONENT _deep_gemm_C
-    FILES_MATCHING PATTERN "*.py")
-
-  install(DIRECTORY "${deepgemm_SOURCE_DIR}/deep_gemm/testing/"
-    DESTINATION vllm/third_party/deep_gemm/testing
-    COMPONENT _deep_gemm_C
-    FILES_MATCHING PATTERN "*.py")
-
-  install(DIRECTORY "${deepgemm_SOURCE_DIR}/deep_gemm/legacy/"
-    DESTINATION vllm/third_party/deep_gemm/legacy
-    COMPONENT _deep_gemm_C
-    FILES_MATCHING PATTERN "*.py")
-
-  # Generate envs.py (normally generated by DeepGEMM's setup.py build step)
-  file(WRITE "${CMAKE_CURRENT_BINARY_DIR}/deep_gemm_envs.py"
-    "# Pre-installed environment variables\npersistent_envs = dict()\n")
-  install(FILES "${CMAKE_CURRENT_BINARY_DIR}/deep_gemm_envs.py"
-    DESTINATION vllm/third_party/deep_gemm
-    RENAME envs.py
-    COMPONENT _deep_gemm_C)
-
-  #
-  # Install include files needed for JIT compilation at runtime.
-  # The JIT compiler finds these relative to the package directory.
-  #
-
-  # DeepGEMM's own CUDA headers
-  install(DIRECTORY "${deepgemm_SOURCE_DIR}/deep_gemm/include/"
-    DESTINATION vllm/third_party/deep_gemm/include
-    COMPONENT _deep_gemm_C)
-
-  # CUTLASS and CuTe headers (vendored for JIT, separate from vLLM's CUTLASS)
-  install(DIRECTORY "${deepgemm_SOURCE_DIR}/third-party/cutlass/include/"
-    DESTINATION vllm/third_party/deep_gemm/include
-    COMPONENT _deep_gemm_C)
-
-else()
-  message(STATUS "DeepGEMM will not compile: "
-    "unsupported CUDA architecture ${CUDA_ARCHS}")
-  # Create empty target so setup.py doesn't fail on unsupported systems
-  add_custom_target(_deep_gemm_C)
-endif()
@@ -39,7 +39,7 @@ else()
  FetchContent_Declare(
          vllm-flash-attn
          GIT_REPOSITORY https://github.com/vllm-project/flash-attention.git
-          GIT_TAG f5bc33cfc02c744d24a2e9d50e6db656de40611c
+          GIT_TAG 29210221863736a08f71a866459e368ad1ac4a95
          GIT_PROGRESS TRUE
          # Don't share the vllm-flash-attn build between build types
          BINARY_DIR ${CMAKE_BINARY_DIR}/vllm-flash-attn
@@ -87,30 +87,18 @@ endforeach()
 #
 add_custom_target(_vllm_fa4_cutedsl_C)

-# Install flash_attn/cute directory (needed for FA4).
-# When using a local source dir (VLLM_FLASH_ATTN_SRC_DIR), create a symlink
-# so edits to cute-dsl Python files take effect immediately without rebuilding.
-# Otherwise, copy files and transform flash_attn.cute imports to
-# vllm.vllm_flash_attn.cute to match our package structure.
-if(VLLM_FLASH_ATTN_SRC_DIR)
-  install(CODE "
-    set(LINK_TARGET \"${vllm-flash-attn_SOURCE_DIR}/flash_attn/cute\")
-    set(LINK_NAME \"\${CMAKE_INSTALL_PREFIX}/vllm/vllm_flash_attn/cute\")
-    file(MAKE_DIRECTORY \"\${CMAKE_INSTALL_PREFIX}/vllm/vllm_flash_attn\")
-    file(REMOVE_RECURSE \"\${LINK_NAME}\")
-    file(CREATE_LINK \"\${LINK_TARGET}\" \"\${LINK_NAME}\" SYMBOLIC)
-  " COMPONENT _vllm_fa4_cutedsl_C)
-else()
-  install(CODE "
-    file(GLOB_RECURSE CUTE_PY_FILES \"${vllm-flash-attn_SOURCE_DIR}/flash_attn/cute/*.py\")
-    foreach(SRC_FILE \${CUTE_PY_FILES})
-      file(RELATIVE_PATH REL_PATH \"${vllm-flash-attn_SOURCE_DIR}/flash_attn/cute\" \${SRC_FILE})
-      set(DST_FILE \"\${CMAKE_INSTALL_PREFIX}/vllm/vllm_flash_attn/cute/\${REL_PATH}\")
-      get_filename_component(DST_DIR \${DST_FILE} DIRECTORY)
-      file(MAKE_DIRECTORY \${DST_DIR})
-      file(READ \${SRC_FILE} FILE_CONTENTS)
-      string(REPLACE \"flash_attn.cute\" \"vllm.vllm_flash_attn.cute\" FILE_CONTENTS \"\${FILE_CONTENTS}\")
-      file(WRITE \${DST_FILE} \"\${FILE_CONTENTS}\")
-    endforeach()
-  " COMPONENT _vllm_fa4_cutedsl_C)
-endif()
+# Copy flash_attn/cute directory (needed for FA4) and transform imports
+# The cute directory uses flash_attn.cute imports internally, which we replace
+# with vllm.vllm_flash_attn.cute to match our package structure.
+install(CODE "
+  file(GLOB_RECURSE CUTE_PY_FILES \"${vllm-flash-attn_SOURCE_DIR}/flash_attn/cute/*.py\")
+  foreach(SRC_FILE \${CUTE_PY_FILES})
+    file(RELATIVE_PATH REL_PATH \"${vllm-flash-attn_SOURCE_DIR}/flash_attn/cute\" \${SRC_FILE})
+    set(DST_FILE \"\${CMAKE_INSTALL_PREFIX}/vllm/vllm_flash_attn/cute/\${REL_PATH}\")
+    get_filename_component(DST_DIR \${DST_FILE} DIRECTORY)
+    file(MAKE_DIRECTORY \${DST_DIR})
+    file(READ \${SRC_FILE} FILE_CONTENTS)
+    string(REPLACE \"flash_attn.cute\" \"vllm.vllm_flash_attn.cute\" FILE_CONTENTS \"\${FILE_CONTENTS}\")
+    file(WRITE \${DST_FILE} \"\${FILE_CONTENTS}\")
+  endforeach()
+" COMPONENT _vllm_fa4_cutedsl_C)
@@ -1,100 +0,0 @@
-/*
- * Copyright (c) 2025, NVIDIA CORPORATION.  All rights reserved.
- *
- * Licensed under the Apache License, Version 2.0 (the "License");
- * you may not use this file except in compliance with the License.
- * You may obtain a copy of the License at
- *
- *     http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an "AS IS" BASIS,
- * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- */
-
-#pragma once
-
-namespace vllm {
-namespace cuda_async {
-
-__device__ __forceinline__ void cp_async_shared_global_16_cg(
-    void* smem_ptr, const void* glob_ptr) {
-#if defined(USE_ROCM)
-  *reinterpret_cast<int4*>(smem_ptr) = *reinterpret_cast<const int4*>(glob_ptr);
-#elif defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 800
-  uint32_t smem = static_cast<uint32_t>(__cvta_generic_to_shared(smem_ptr));
-  asm volatile("cp.async.cg.shared.global [%0], [%1], 16;\n"
-               :
-               : "r"(smem), "l"(glob_ptr));
-#elif defined(__CUDA_ARCH__)
-  *reinterpret_cast<int4*>(smem_ptr) = *reinterpret_cast<const int4*>(glob_ptr);
-#else
-  (void)smem_ptr;
-  (void)glob_ptr;
-#endif
-}
-
-__device__ __forceinline__ void cp_async_shared_global_ca(void* smem_ptr,
-                                                          const void* glob_ptr,
-                                                          int size_bytes) {
-#if defined(USE_ROCM)
-  if (size_bytes == 4) {
-    *reinterpret_cast<uint32_t*>(smem_ptr) =
-        *reinterpret_cast<const uint32_t*>(glob_ptr);
-  } else if (size_bytes == 8) {
-    *reinterpret_cast<uint64_t*>(smem_ptr) =
-        *reinterpret_cast<const uint64_t*>(glob_ptr);
-  } else {
-    *reinterpret_cast<int4*>(smem_ptr) =
-        *reinterpret_cast<const int4*>(glob_ptr);
-  }
-#elif defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 800
-  uint32_t smem = static_cast<uint32_t>(__cvta_generic_to_shared(smem_ptr));
-  if (size_bytes == 4) {
-    asm volatile("cp.async.ca.shared.global [%0], [%1], 4;\n"
-                 :
-                 : "r"(smem), "l"(glob_ptr));
-  } else if (size_bytes == 8) {
-    asm volatile("cp.async.ca.shared.global [%0], [%1], 8;\n"
-                 :
-                 : "r"(smem), "l"(glob_ptr));
-  } else {
-    asm volatile("cp.async.ca.shared.global [%0], [%1], 16;\n"
-                 :
-                 : "r"(smem), "l"(glob_ptr));
-  }
-#elif defined(__CUDA_ARCH__)
-  if (size_bytes == 4) {
-    *reinterpret_cast<uint32_t*>(smem_ptr) =
-        *reinterpret_cast<const uint32_t*>(glob_ptr);
-  } else if (size_bytes == 8) {
-    *reinterpret_cast<uint64_t*>(smem_ptr) =
-        *reinterpret_cast<const uint64_t*>(glob_ptr);
-  } else {
-    *reinterpret_cast<int4*>(smem_ptr) =
-        *reinterpret_cast<const int4*>(glob_ptr);
-  }
-#else
-  (void)smem_ptr;
-  (void)glob_ptr;
-  (void)size_bytes;
-#endif
-}
-
-__device__ __forceinline__ void cp_async_commit_group() {
-#if defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 800 && !defined(USE_ROCM)
-  asm volatile("cp.async.commit_group;\n" ::);
-#endif
-}
-
-template <int n>
-__device__ __forceinline__ void cp_async_wait_group() {
-#if defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 800 && !defined(USE_ROCM)
-  asm volatile("cp.async.wait_group %0;\n" : : "n"(n));
-#endif
-}
-
-}  // namespace cuda_async
-}  // namespace vllm
@@ -17,22 +17,6 @@ enum class Fp8KVCacheDataType {
  kFp8E5M2 = 2,
 };

-inline Fp8KVCacheDataType get_fp8_kv_cache_data_type(
-    const std::string& dtype_str) {
-  // dtype_str refers to CacheDType at vllm.config.cache.CacheDType
-  if (dtype_str == "auto" || dtype_str == "float16" ||
-      dtype_str == "bfloat16") {
-    // unquantized kv cache
-    return Fp8KVCacheDataType::kAuto;
-  } else if (dtype_str == "fp8" || dtype_str == "fp8_ds_mla" ||
-             dtype_str == "fp8_e4m3") {
-    return Fp8KVCacheDataType::kFp8E4M3;
-  } else if (dtype_str == "fp8_e5m2") {
-    return Fp8KVCacheDataType::kFp8E5M2;
-  }
-  TORCH_CHECK(false, "Unsupported fp8 kv cache data type: ", dtype_str);
-}
-
 // fp8 vector types for quantization of kv cache
 template <>
 struct Vec<uint8_t, 1> {
@@ -3,33 +3,22 @@
 #include <ATen/cuda/CUDAContext.h>
 #include <c10/cuda/CUDAGuard.h>
 #include <algorithm>
-#include <limits>

 #include "attention_dtypes.h"
 #include "attention_utils.cuh"
-#include "../quantization/w8a8/fp8/common.cuh"
-#include "../dispatch_utils.h"

 namespace vllm {

 // Implements section 2.2 of https://www.arxiv.org/pdf/2501.01005
 // can be used to combine partial attention results (in the split-KV case)
-template <typename scalar_t, typename output_t, const uint NUM_THREADS,
-          bool USE_FP8_OUTPUT>
+template <typename scalar_t, const uint NUM_THREADS>
 __global__ void merge_attn_states_kernel(
-    output_t* output, float* output_lse, const scalar_t* prefix_output,
+    scalar_t* output, float* output_lse, const scalar_t* prefix_output,
    const float* prefix_lse, const scalar_t* suffix_output,
    const float* suffix_lse, const uint num_tokens, const uint num_heads,
    const uint head_size, const uint prefix_head_stride,
-    const uint output_head_stride, const uint prefix_num_tokens,
-    const float* output_scale) {
-  // Inputs always load 128-bit packs (pack_size elements of scalar_t).
-  // Outputs store pack_size elements of output_t, which is smaller for FP8.
-  using input_pack_t = uint4;
-  using output_pack_t =
-      std::conditional_t<USE_FP8_OUTPUT,
-                         std::conditional_t<sizeof(scalar_t) == 4, uint, uint2>,
-                         uint4>;
+    const uint output_head_stride) {
+  using pack_128b_t = uint4;
  const uint pack_size = 16 / sizeof(scalar_t);
  const uint threads_per_head = head_size / pack_size;

@@ -52,45 +41,8 @@ __global__ void merge_attn_states_kernel(
                               head_idx * output_head_stride;
  const scalar_t* prefix_head_ptr = prefix_output + src_head_offset;
  const scalar_t* suffix_head_ptr = suffix_output + src_head_offset;
-  output_t* output_head_ptr = output + dst_head_offset;
+  scalar_t* output_head_ptr = output + dst_head_offset;

-  // Pre-invert scale: multiplication is faster than division
-  float fp8_scale_inv = 1.0f;
-  if constexpr (USE_FP8_OUTPUT) {
-    fp8_scale_inv = 1.0f / *output_scale;
-  }
-
-  // If token_idx >= prefix_num_tokens, just copy from suffix
-  if (token_idx >= prefix_num_tokens) {
-    if (pack_offset < head_size) {
-      input_pack_t s_out_pack = reinterpret_cast<const input_pack_t*>(
-          suffix_head_ptr)[pack_offset / pack_size];
-
-      if constexpr (USE_FP8_OUTPUT) {
-        output_t o_out_pack[pack_size];
-#pragma unroll
-        for (uint i = 0; i < pack_size; ++i) {
-          const float val =
-              vllm::to_float(reinterpret_cast<const scalar_t*>(&s_out_pack)[i]);
-          o_out_pack[i] =
-              vllm::scaled_fp8_conversion<true, output_t>(val, fp8_scale_inv);
-        }
-        reinterpret_cast<output_pack_t*>(
-            output_head_ptr)[pack_offset / pack_size] =
-            *reinterpret_cast<output_pack_t*>(o_out_pack);
-      } else {
-        reinterpret_cast<output_pack_t*>(
-            output_head_ptr)[pack_offset / pack_size] = s_out_pack;
-      }
-    }
-    if (output_lse != nullptr && pack_idx == 0) {
-      float s_lse = suffix_lse[head_idx * num_tokens + token_idx];
-      output_lse[head_idx * num_tokens + token_idx] = s_lse;
-    }
-    return;
-  }
-
-  // For tokens within prefix range, merge prefix and suffix
  float p_lse = prefix_lse[head_idx * num_tokens + token_idx];
  float s_lse = suffix_lse[head_idx * num_tokens + token_idx];
  p_lse = std::isinf(p_lse) ? -std::numeric_limits<float>::infinity() : p_lse;
@@ -101,34 +53,20 @@ __global__ void merge_attn_states_kernel(
  /* In certain edge cases, MLA can produce p_lse = s_lse = -inf;
     continuing the pipeline then yields NaN. Root cause: with chunked prefill
     a batch may be split into two chunks; if a request in that batch has no
-     prefix hit, every LSE entry for that request's position is -inf, and at
+     prefix hit, every LSE entry for that request’s position is -inf, and at
     this moment we merge cross-attention at first. For now we simply emit
     prefix_output (expected to be all zeros) and prefix_lse (-inf) to fix
     this problem.
  */
  if (std::isinf(max_lse)) {
    if (pack_offset < head_size) {
-      input_pack_t p_out_pack = reinterpret_cast<const input_pack_t*>(
+      // Pack 128b load
+      pack_128b_t p_out_pack = reinterpret_cast<const pack_128b_t*>(
          prefix_head_ptr)[pack_offset / pack_size];

-      if constexpr (USE_FP8_OUTPUT) {
-        // Convert prefix values to FP8 (since -inf means no data,
-        // prefix_output is expected to be zeros)
-        output_t o_out_pack[pack_size];
-#pragma unroll
-        for (uint i = 0; i < pack_size; ++i) {
-          const float val =
-              vllm::to_float(reinterpret_cast<const scalar_t*>(&p_out_pack)[i]);
-          o_out_pack[i] =
-              vllm::scaled_fp8_conversion<true, output_t>(val, fp8_scale_inv);
-        }
-        reinterpret_cast<output_pack_t*>(
-            output_head_ptr)[pack_offset / pack_size] =
-            *reinterpret_cast<output_pack_t*>(o_out_pack);
-      } else {
-        reinterpret_cast<output_pack_t*>(
-            output_head_ptr)[pack_offset / pack_size] = p_out_pack;
-      }
+      // Pack 128b storage
+      reinterpret_cast<pack_128b_t*>(output_head_ptr)[pack_offset / pack_size] =
+          p_out_pack;
    }
    // We only need to write to output_lse once per head.
    if (output_lse != nullptr && pack_idx == 0) {
@@ -146,43 +84,30 @@ __global__ void merge_attn_states_kernel(
  const float s_scale = s_se / out_se;

  if (pack_offset < head_size) {
-    input_pack_t p_out_pack = reinterpret_cast<const input_pack_t*>(
+    // Pack 128b load
+    pack_128b_t p_out_pack = reinterpret_cast<const pack_128b_t*>(
        prefix_head_ptr)[pack_offset / pack_size];
-    input_pack_t s_out_pack = reinterpret_cast<const input_pack_t*>(
+    pack_128b_t s_out_pack = reinterpret_cast<const pack_128b_t*>(
        suffix_head_ptr)[pack_offset / pack_size];
+    pack_128b_t o_out_pack;

-    // Compute merged values in float32
-    float o_out_f[pack_size];
 #pragma unroll
    for (uint i = 0; i < pack_size; ++i) {
+      // Always use float for FMA to keep high precision.
+      // half(uint16_t), bfloat16, float -> float.
      const float p_out_f =
          vllm::to_float(reinterpret_cast<const scalar_t*>(&p_out_pack)[i]);
      const float s_out_f =
          vllm::to_float(reinterpret_cast<const scalar_t*>(&s_out_pack)[i]);
-      o_out_f[i] = p_out_f * p_scale + (s_out_f * s_scale);
+      // fma: a * b + c = p_out_f * p_scale + (s_out_f * s_scale)
+      const float o_out_f = p_out_f * p_scale + (s_out_f * s_scale);
+      // float -> half(uint16_t), bfloat16, float.
+      vllm::from_float(reinterpret_cast<scalar_t*>(&o_out_pack)[i], o_out_f);
    }

-    // Convert and store
-    if constexpr (USE_FP8_OUTPUT) {
-      output_t o_out_pack[pack_size];
-#pragma unroll
-      for (uint i = 0; i < pack_size; ++i) {
-        o_out_pack[i] = vllm::scaled_fp8_conversion<true, output_t>(
-            o_out_f[i], fp8_scale_inv);
-      }
-      reinterpret_cast<output_pack_t*>(
-          output_head_ptr)[pack_offset / pack_size] =
-          *reinterpret_cast<output_pack_t*>(o_out_pack);
-    } else {
-      output_pack_t o_out_pack;
-#pragma unroll
-      for (uint i = 0; i < pack_size; ++i) {
-        vllm::from_float(reinterpret_cast<scalar_t*>(&o_out_pack)[i],
-                         o_out_f[i]);
-      }
-      reinterpret_cast<output_pack_t*>(
-          output_head_ptr)[pack_offset / pack_size] = o_out_pack;
-    }
+    // Pack 128b storage
+    reinterpret_cast<pack_128b_t*>(output_head_ptr)[pack_offset / pack_size] =
+        o_out_pack;
  }
  // We only need to write to output_lse once per head.
  if (output_lse != nullptr && pack_idx == 0) {
@@ -209,73 +134,50 @@ __global__ void merge_attn_states_kernel(
    }                                                                   \
  }

-#define LAUNCH_MERGE_ATTN_STATES(scalar_t, output_t, NUM_THREADS,           \
-                                 USE_FP8_OUTPUT)                            \
+#define LAUNCH_MERGE_ATTN_STATES(scalar_t, NUM_THREADS)                     \
  {                                                                         \
-    vllm::merge_attn_states_kernel<scalar_t, output_t, NUM_THREADS,         \
-                                   USE_FP8_OUTPUT>                          \
+    vllm::merge_attn_states_kernel<scalar_t, NUM_THREADS>                   \
        <<<grid, block, 0, stream>>>(                                       \
-            reinterpret_cast<output_t*>(output.data_ptr()), output_lse_ptr, \
+            reinterpret_cast<scalar_t*>(output.data_ptr()), output_lse_ptr, \
            reinterpret_cast<scalar_t*>(prefix_output.data_ptr()),          \
            reinterpret_cast<float*>(prefix_lse.data_ptr()),                \
            reinterpret_cast<scalar_t*>(suffix_output.data_ptr()),          \
            reinterpret_cast<float*>(suffix_lse.data_ptr()), num_tokens,    \
-            num_heads, head_size, prefix_head_stride, output_head_stride,   \
-            prefix_num_tokens, output_scale_ptr);                           \
+            num_heads, head_size, prefix_head_stride, output_head_stride);  \
  }

 /*@brief Merges the attention states from prefix and suffix
 * into the output tensor. NUM_TOKENS: n, NUM_HEADS: h, HEAD_SIZE: d
 *
 * @param output [n,h,d] The output tensor to store the merged attention states.
- * @param output_lse [h,n] Optional tensor to store the log-sum-exp values.
+ * @param output_lse [h,d] Optional tensor to store the log-sum-exp values.
 * @param prefix_output [n,h,d] The prefix attention states.
 * @param prefix_lse [h,n] The log-sum-exp values for the prefix attention
 * states.
 * @param suffix_output [n,h,d] The suffix attention states.
 * @param suffix_lse [h,n] The log-sum-exp values for the suffix attention
 * states.
- * @param prefill_tokens_with_context Number of prefill tokens with context
- * For the first p tokens (0 <= token_idx < prefill_tokens_with_context), output
- * is computed by merging prefix_output and suffix_output. For remaining tokens
- * (prefill_tokens_with_context <= token_idx < n), output is copied directly
- * from suffix_output.
- * @param output_scale Optional scalar tensor for FP8 static quantization.
- * When provided, output must be FP8 dtype.
 */
 template <typename scalar_t>
-void merge_attn_states_launcher(
-    torch::Tensor& output, std::optional<torch::Tensor> output_lse,
-    const torch::Tensor& prefix_output, const torch::Tensor& prefix_lse,
-    const torch::Tensor& suffix_output, const torch::Tensor& suffix_lse,
-    const std::optional<int64_t> prefill_tokens_with_context,
-    const std::optional<torch::Tensor>& output_scale) {
+void merge_attn_states_launcher(torch::Tensor& output,
+                                std::optional<torch::Tensor> output_lse,
+                                const torch::Tensor& prefix_output,
+                                const torch::Tensor& prefix_lse,
+                                const torch::Tensor& suffix_output,
+                                const torch::Tensor& suffix_lse) {
  constexpr uint NUM_THREADS = 128;
  const uint num_tokens = output.size(0);
  const uint num_heads = output.size(1);
  const uint head_size = output.size(2);
  const uint prefix_head_stride = prefix_output.stride(1);
  const uint output_head_stride = output.stride(1);
-  // Thread mapping is based on input BF16 pack_size
  const uint pack_size = 16 / sizeof(scalar_t);
  TORCH_CHECK(head_size % pack_size == 0,
              "headsize must be multiple of pack_size:", pack_size);
-
-  const uint prefix_num_tokens =
-      prefill_tokens_with_context.has_value()
-          ? static_cast<uint>(prefill_tokens_with_context.value())
-          : num_tokens;
-  TORCH_CHECK(prefix_num_tokens <= num_tokens,
-              "prefix_num_tokens must be <= num_tokens");
-
  float* output_lse_ptr = nullptr;
  if (output_lse.has_value()) {
    output_lse_ptr = output_lse.value().data_ptr<float>();
  }
-  float* output_scale_ptr = nullptr;
-  if (output_scale.has_value()) {
-    output_scale_ptr = output_scale.value().data_ptr<float>();
-  }
  // Process one pack elements per thread. for float, the
  // pack_size is 4 for half/bf16, the pack_size is 8.
  const uint threads_per_head = head_size / pack_size;
@@ -287,22 +189,14 @@ void merge_attn_states_launcher(
  const c10::cuda::OptionalCUDAGuard device_guard(prefix_output.device());
  auto stream = at::cuda::getCurrentCUDAStream();

-  if (output_scale.has_value()) {
-    // FP8 output path - dispatch on output FP8 type
-    VLLM_DISPATCH_FP8_TYPES(output.scalar_type(), "merge_attn_states_fp8", [&] {
-      LAUNCH_MERGE_ATTN_STATES(scalar_t, fp8_t, NUM_THREADS, true);
-    });
-  } else {
-    // Original BF16/FP16/FP32 output path
-    LAUNCH_MERGE_ATTN_STATES(scalar_t, scalar_t, NUM_THREADS, false);
-  }
+  LAUNCH_MERGE_ATTN_STATES(scalar_t, NUM_THREADS);
 }

-#define CALL_MERGE_ATTN_STATES_LAUNCHER(scalar_t)                     \
-  {                                                                   \
-    merge_attn_states_launcher<scalar_t>(                             \
-        output, output_lse, prefix_output, prefix_lse, suffix_output, \
-        suffix_lse, prefill_tokens_with_context, output_scale);       \
+#define CALL_MERGE_ATTN_STATES_LAUNCHER(scalar_t)                           \
+  {                                                                         \
+    merge_attn_states_launcher<scalar_t>(output, output_lse, prefix_output, \
+                                         prefix_lse, suffix_output,         \
+                                         suffix_lse);                       \
  }

 void merge_attn_states(torch::Tensor& output,
@@ -310,21 +204,6 @@ void merge_attn_states(torch::Tensor& output,
                       const torch::Tensor& prefix_output,
                       const torch::Tensor& prefix_lse,
                       const torch::Tensor& suffix_output,
-                       const torch::Tensor& suffix_lse,
-                       std::optional<int64_t> prefill_tokens_with_context,
-                       const std::optional<torch::Tensor>& output_scale) {
-  if (output_scale.has_value()) {
-    TORCH_CHECK(output.scalar_type() == at::ScalarType::Float8_e4m3fn ||
-                    output.scalar_type() == at::ScalarType::Float8_e4m3fnuz,
-                "output must be FP8 when output_scale is provided, got: ",
-                output.scalar_type());
-  } else {
-    TORCH_CHECK(output.scalar_type() == prefix_output.scalar_type(),
-                "output dtype (", output.scalar_type(),
-                ") must match prefix_output dtype (",
-                prefix_output.scalar_type(), ") when output_scale is not set");
-  }
-  // Always dispatch on prefix_output (input) dtype
-  DISPATCH_BY_SCALAR_DTYPE(prefix_output.dtype(),
-                           CALL_MERGE_ATTN_STATES_LAUNCHER);
+                       const torch::Tensor& suffix_lse) {
+  DISPATCH_BY_SCALAR_DTYPE(output.dtype(), CALL_MERGE_ATTN_STATES_LAUNCHER);
 }
@@ -10,10 +10,6 @@ void swap_blocks(torch::Tensor& src, torch::Tensor& dst,
                 int64_t block_size_in_bytes,
                 const torch::Tensor& block_mapping);

-void swap_blocks_batch(const torch::Tensor& src_ptrs,
-                       const torch::Tensor& dst_ptrs,
-                       const torch::Tensor& sizes);
-
 void reshape_and_cache(torch::Tensor& key, torch::Tensor& value,
                       torch::Tensor& key_cache, torch::Tensor& value_cache,
                       torch::Tensor& slot_mapping,
@@ -24,8 +24,6 @@
 #ifdef USE_ROCM
  #include <hip/hip_bf16.h>
 typedef __hip_bfloat16 __nv_bfloat16;
-#else
-  #include <cuda.h>
 #endif

 #if defined(__gfx942__)
@@ -75,80 +73,6 @@ void swap_blocks(torch::Tensor& src, torch::Tensor& dst,
  }
 }

-void swap_blocks_batch(const torch::Tensor& src_ptrs,
-                       const torch::Tensor& dst_ptrs,
-                       const torch::Tensor& sizes) {
-  TORCH_CHECK(src_ptrs.device().is_cpu(), "src_ptrs must be on CPU");
-  TORCH_CHECK(dst_ptrs.device().is_cpu(), "dst_ptrs must be on CPU");
-  TORCH_CHECK(sizes.device().is_cpu(), "sizes must be on CPU");
-  TORCH_CHECK(src_ptrs.dtype() == torch::kInt64, "src_ptrs must be int64");
-  TORCH_CHECK(dst_ptrs.dtype() == torch::kInt64, "dst_ptrs must be int64");
-  TORCH_CHECK(sizes.dtype() == torch::kInt64, "sizes must be int64");
-
-  const int64_t n = src_ptrs.size(0);
-  TORCH_CHECK(dst_ptrs.size(0) == n, "dst_ptrs length must match src_ptrs");
-  TORCH_CHECK(sizes.size(0) == n, "sizes length must match src_ptrs");
-
-  if (n == 0) return;
-
-  int64_t* src_data = src_ptrs.mutable_data_ptr<int64_t>();
-  int64_t* dst_data = dst_ptrs.mutable_data_ptr<int64_t>();
-  int64_t* size_data = sizes.mutable_data_ptr<int64_t>();
-
-  const cudaStream_t stream = at::cuda::getCurrentCUDAStream();
-
-  // Use cuMemcpyBatchAsync (CUDA 12.8+) to submit all copies in a single
-  // driver call, amortizing per-copy submission overhead.
-  // int64_t and CUdeviceptr/size_t are both 8 bytes on 64-bit platforms,
-  // so we reinterpret_cast the tensor data directly to avoid copies.
-  static_assert(sizeof(CUdeviceptr) == sizeof(int64_t));
-  static_assert(sizeof(size_t) == sizeof(int64_t));
-#if !defined(USE_ROCM) && defined(CUDA_VERSION) && CUDA_VERSION >= 12080
-  // Resolve cuMemcpyBatchAsync at runtime via cuGetProcAddress so that
-  // binaries compiled with CUDA 12.8+ still work on older drivers, and
-  // we avoid the CUDA 13.0 header remapping (#define to _v2 signature).
-  // The function pointer is cached after the first call.
-  using BatchFn =
-      CUresult (*)(CUdeviceptr*, CUdeviceptr*, size_t*, size_t,
-                   CUmemcpyAttributes*, size_t*, size_t, size_t*, CUstream);
-  static BatchFn batch_fn = []() -> BatchFn {
-    CUdriverProcAddressQueryResult sym_status;
-    void* fn_ptr = nullptr;
-    CUresult res = cuGetProcAddress("cuMemcpyBatchAsync", &fn_ptr, 12080,
-                                    CU_GET_PROC_ADDRESS_DEFAULT, &sym_status);
-    if (res != CUDA_SUCCESS || fn_ptr == nullptr) {
-      return nullptr;
-    }
-    return reinterpret_cast<BatchFn>(fn_ptr);
-  }();
-
-  if (batch_fn != nullptr) {
-    CUmemcpyAttributes attr = {};
-    attr.srcAccessOrder = CU_MEMCPY_SRC_ACCESS_ORDER_STREAM;
-    size_t attrs_idx = 0;
-    size_t fail_idx = 0;
-    CUresult result = batch_fn(reinterpret_cast<CUdeviceptr*>(dst_data),
-                               reinterpret_cast<CUdeviceptr*>(src_data),
-                               reinterpret_cast<size_t*>(size_data),
-                               static_cast<size_t>(n), &attr, &attrs_idx, 1,
-                               &fail_idx, static_cast<CUstream>(stream));
-    TORCH_CHECK(result == CUDA_SUCCESS, "cuMemcpyBatchAsync failed at index ",
-                fail_idx, " with error ", result);
-  } else
-#endif
-  {
-    // Fallback for CUDA < 12.8, older drivers, and ROCm:
-    // individual async copies.
-    // cudaMemcpyDefault lets the driver infer direction from pointer types.
-    for (int64_t i = 0; i < n; i++) {
-      cudaMemcpyAsync(reinterpret_cast<void*>(dst_data[i]),
-                      reinterpret_cast<void*>(src_data[i]),
-                      static_cast<size_t>(size_data[i]), cudaMemcpyDefault,
-                      stream);
-    }
-  }
-}
-
 namespace vllm {

 // Grid: (num_layers, num_pairs)
@@ -724,28 +648,6 @@ void reshape_and_cache_flash(
  int num_tokens = slot_mapping.size(0);
  int num_heads = key.size(1);
  int head_size = key.size(2);
-
-  const at::cuda::OptionalCUDAGuard device_guard(device_of(key));
-  const cudaStream_t stream = at::cuda::getCurrentCUDAStream();
-
-  if (kv_cache_dtype == "nvfp4") {
-#if defined(ENABLE_NVFP4_SM100) || defined(ENABLE_NVFP4_SM120)
-    // NVFP4 dispatch is compiled separately for SM100+.
-    extern void reshape_and_cache_nvfp4_dispatch(
-        torch::Tensor & key, torch::Tensor & value, torch::Tensor & key_cache,
-        torch::Tensor & value_cache, torch::Tensor & slot_mapping,
-        torch::Tensor & k_scale, torch::Tensor & v_scale);
-    reshape_and_cache_nvfp4_dispatch(key, value, key_cache, value_cache,
-                                     slot_mapping, k_scale, v_scale);
-    return;
-#else
-    TORCH_CHECK(false,
-                "NVFP4 KV cache requires SM100+ (Blackwell). "
-                "Please rebuild vllm with a Blackwell-compatible CUDA target.");
-#endif
-  }
-
-  // Original FP8/auto path.
  int block_size = key_cache.size(1);

  int64_t key_stride = key.stride(0);
@@ -763,6 +665,8 @@ void reshape_and_cache_flash(

  dim3 grid(num_tokens);
  dim3 block(std::min(num_heads * head_size, 512));
+  const at::cuda::OptionalCUDAGuard device_guard(device_of(key));
+  const cudaStream_t stream = at::cuda::getCurrentCUDAStream();

  DISPATCH_BY_KV_CACHE_DTYPE(key.dtype(), kv_cache_dtype,
                             CALL_RESHAPE_AND_CACHE_FLASH);
@@ -1,71 +0,0 @@
-#include "cpu_types.hpp"
-
-#include <array>
-#include <cstdint>
-#include <mutex>
-#include <string>
-
-#include <ATen/ops/empty.h>
-#include <ATen/ops/gelu.h>
-#include <c10/util/BFloat16.h>
-
-constexpr uint32_t ActivationLutSize = 1u << 16;
-
-at::Tensor gelu_reference(const at::Tensor& x) { return at::gelu(x, "none"); }
-
-void maybe_init_activation_lut_bf16(
-    uint16_t* lut, std::once_flag& once,
-    at::Tensor (*activation)(const at::Tensor&)) {
-  std::call_once(once, [&]() {
-    auto lut_input =
-        at::empty({static_cast<int64_t>(ActivationLutSize)},
-                  at::TensorOptions().device(at::kCPU).dtype(at::kFloat));
-    auto* lut_input_ptr = lut_input.data_ptr<float>();
-#pragma omp parallel for
-    for (uint32_t i = 0; i < ActivationLutSize; ++i) {
-      lut_input_ptr[i] = c10::detail::f32_from_bits(static_cast<uint16_t>(i));
-    }
-
-    auto lut_output = activation(lut_input);
-    const auto* lut_output_ptr = lut_output.data_ptr<float>();
-#pragma omp parallel for
-    for (uint32_t i = 0; i < ActivationLutSize; ++i) {
-      lut[i] = c10::detail::round_to_nearest_even(lut_output_ptr[i]);
-    }
-  });
-}
-
-void activation_lut_bf16(torch::Tensor& out, torch::Tensor& input,
-                         const uint16_t* lut, const char* op_name) {
-  TORCH_CHECK(input.scalar_type() == at::kBFloat16, op_name,
-              ": input must be bfloat16");
-  TORCH_CHECK(out.scalar_type() == at::kBFloat16, op_name,
-              ": out must be bfloat16");
-  TORCH_CHECK(input.is_contiguous(), op_name, ": input must be contiguous");
-  TORCH_CHECK(out.is_contiguous(), op_name, ": out must be contiguous");
-
-  const auto* src =
-      reinterpret_cast<const uint16_t*>(input.data_ptr<at::BFloat16>());
-  auto* dst = reinterpret_cast<uint16_t*>(out.data_ptr<at::BFloat16>());
-  const int64_t n = input.numel();
-
-  CPU_KERNEL_GUARD_IN(activation_lut_bf16_impl)
-#pragma omp parallel for
-  for (int64_t i = 0; i < n; ++i) {
-    dst[i] = lut[src[i]];
-  }
-  CPU_KERNEL_GUARD_OUT(activation_lut_bf16_impl)
-}
-
-void activation_lut_bf16(torch::Tensor& out, torch::Tensor& input,
-                         const std::string& activation) {
-  if (activation == "gelu") {
-    static std::array<uint16_t, ActivationLutSize> lut{};
-    static std::once_flag once;
-    maybe_init_activation_lut_bf16(lut.data(), once, gelu_reference);
-    activation_lut_bf16(out, input, lut.data(), "gelu_lut");
-    return;
-  }
-
-  TORCH_CHECK(false, "Unsupported activation: ", activation);
-}
@@ -147,9 +147,6 @@ struct AttentionMetadata {
      case ISA::NEON:
        ss << "NEON, ";
        break;
-      case ISA::VXE:
-        ss << "VXE, ";
-        break;
    }
    ss << "workitem_group_num: " << workitem_group_num
       << ", reduction_item_num: " << reduction_item_num
@@ -53,7 +53,7 @@ class TileGemm82 {
                         const int64_t ldb, const int64_t ldc,
                         const int32_t block_size, const int32_t dynamic_k_size,
                         const bool accum_c) {
-    static_assert(0 < M && M <= 8);
+    static_assert(0 < M <= 8);
    using load_vec_t = typename VecTypeTrait<kv_cache_t>::vec_t;

    kv_cache_t* __restrict__ curr_b_0 = b_tile;
@@ -68,7 +68,7 @@ class TileGemm161 {
                         const int64_t ldb, const int64_t ldc,
                         const int32_t block_size, const int32_t dynamic_k_size,
                         const bool accum_c) {
-    static_assert(0 < M && M <= 16);
+    static_assert(0 < M <= 16);
    using load_vec_t = typename VecTypeTrait<kv_cache_t>::vec_t;

    kv_cache_t* __restrict__ curr_b_0 = b_tile;
@@ -30,15 +30,13 @@
  }()

 namespace {
-enum class FusedMOEAct { SiluAndMul, SwigluOAIAndMul, GeluAndMul };
+enum class FusedMOEAct { SiluAndMul, SwigluOAIAndMul };

 FusedMOEAct get_act_type(const std::string& act) {
  if (act == "silu") {
    return FusedMOEAct::SiluAndMul;
  } else if (act == "swigluoai") {
    return FusedMOEAct::SwigluOAIAndMul;
-  } else if (act == "gelu") {
-    return FusedMOEAct::GeluAndMul;
  } else {
    TORCH_CHECK(false, "Invalid act type: " + act);
  }
@@ -106,43 +104,6 @@ void silu_and_mul(float* __restrict__ input, scalar_t* __restrict__ output,
  }
 }

-template <typename scalar_t>
-void gelu_and_mul(float* __restrict__ input, scalar_t* __restrict__ output,
-                  const int32_t m_size, const int32_t n_size,
-                  const int32_t input_stride, const int32_t output_stride) {
-  using scalar_vec_t = typename cpu_utils::VecTypeTrait<scalar_t>::vec_t;
-  const int32_t dim = n_size / 2;
-  float* __restrict__ gate = input;
-  float* __restrict__ up = input + dim;
-  vec_op::FP32Vec16 one_vec(1.0);
-  vec_op::FP32Vec16 w1_vec(M_SQRT1_2);
-  vec_op::FP32Vec16 w2_vec(0.5);
-  alignas(64) float temp[16];
-
-  DEFINE_FAST_EXP
-
-  for (int32_t m = 0; m < m_size; ++m) {
-    for (int32_t n = 0; n < dim; n += 16) {
-      vec_op::FP32Vec16 gate_vec(gate + n);
-      vec_op::FP32Vec16 up_vec(up + n);
-      auto er_input_vec = gate_vec * w1_vec;
-
-      er_input_vec.save(temp);
-      for (int32_t i = 0; i < 16; ++i) {
-        temp[i] = std::erf(temp[i]);
-      }
-      vec_op::FP32Vec16 er_vec(temp);
-      auto gelu = gate_vec * w2_vec * (one_vec + er_vec);
-      auto gated_output_fp32 = up_vec * gelu;
-      scalar_vec_t gated_output = scalar_vec_t(gated_output_fp32);
-      gated_output.save(output + n);
-    }
-    gate += input_stride;
-    up += input_stride;
-    output += output_stride;
-  }
-}
-
 template <typename scalar_t>
 FORCE_INLINE void apply_gated_act(const FusedMOEAct act,
                                  float* __restrict__ input,
@@ -157,9 +118,6 @@ FORCE_INLINE void apply_gated_act(const FusedMOEAct act,
    case FusedMOEAct::SiluAndMul:
      silu_and_mul(input, output, m, n, input_stride, output_stride);
      return;
-    case FusedMOEAct::GeluAndMul:
-      gelu_and_mul(input, output, m, n, input_stride, output_stride);
-      return;
    default:
      TORCH_CHECK(false, "Unsupported act type.");
  }
@@ -8,7 +8,7 @@ Generate CPU attention dispatch switch cases and kernel instantiations.
 import os

 # Head dimensions divisible by 32 (support all ISAs)
-HEAD_DIMS_32 = [32, 64, 96, 128, 160, 192, 224, 256, 512]
+HEAD_DIMS_32 = [32, 64, 96, 128, 160, 192, 224, 256]

 # Head dimensions divisible by 16 but not 32 (VEC16 only)
 HEAD_DIMS_16 = [80, 112]
@@ -39,7 +39,7 @@ class TileGemm82 {

  template <int32_t M>
  static void gemm_micro(DEFINE_CPU_MICRO_GEMM_PARAMS) {
-    static_assert(0 < M && M <= 8);
+    static_assert(0 < M <= 8);
    using load_vec_t = typename cpu_utils::VecTypeTrait<scalar_t>::vec_t;

    scalar_t* __restrict__ curr_b_0 = b_ptr;
@@ -1,409 +0,0 @@
-#include "cpu_types.hpp"
-
-#include <algorithm>
-
-namespace cpu_utils {
-
-void eagle_prepare_inputs_padded_kernel_impl(
-    const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& valid_sampled_tokens_count,
-    const torch::Tensor& query_start_loc_gpu,
-    torch::Tensor& token_indices_to_sample,
-    torch::Tensor& num_rejected_tokens_gpu, const int64_t num_reqs) {
-  const int64_t* cu_draft_ptr = cu_num_draft_tokens.data_ptr<int64_t>();
-  const int64_t* valid_count_ptr =
-      valid_sampled_tokens_count.data_ptr<int64_t>();
-  const int32_t* query_loc_ptr = query_start_loc_gpu.data_ptr<int32_t>();
-  int32_t* indices_out_ptr = token_indices_to_sample.data_ptr<int32_t>();
-  int64_t* rejected_out_ptr = num_rejected_tokens_gpu.data_ptr<int64_t>();
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < num_reqs; ++req_idx) {
-    int64_t start_idx = req_idx == 0 ? 0 : cu_draft_ptr[req_idx - 1];
-    int64_t num_draft_tokens = cu_draft_ptr[req_idx] - start_idx;
-    int64_t num_valid_tokens = valid_count_ptr[req_idx];
-
-    int64_t num_rejected = 0;
-    if (num_draft_tokens > 0) {
-      num_rejected = num_draft_tokens + 1 - num_valid_tokens;
-    }
-
-    int32_t q_last_tok_idx = query_loc_ptr[req_idx + 1] - 1;
-    int32_t index_to_sample = q_last_tok_idx - num_rejected;
-
-    indices_out_ptr[req_idx] = index_to_sample;
-    rejected_out_ptr[req_idx] = num_rejected;
-  }
-}
-
-void eagle_prepare_next_token_padded_kernel_impl(
-    const torch::Tensor& sampled_token_ids,
-    const torch::Tensor& discard_request_mask,
-    const torch::Tensor& backup_next_token_ids, torch::Tensor& next_token_ids,
-    torch::Tensor& valid_sampled_tokens_count, const int64_t vocab_size,
-    const int64_t num_sampled_tokens_per_req, const int64_t num_reqs) {
-  const int64_t* sampled_ids_ptr = sampled_token_ids.data_ptr<int64_t>();
-  const bool* discard_mask_ptr = discard_request_mask.data_ptr<bool>();
-  const int64_t* backup_ids_ptr = backup_next_token_ids.data_ptr<int64_t>();
-  int64_t* next_ids_out_ptr = next_token_ids.data_ptr<int64_t>();
-  int64_t* valid_count_out_ptr = valid_sampled_tokens_count.data_ptr<int64_t>();
-
-  const int64_t stride = sampled_token_ids.stride(0);
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < num_reqs; ++req_idx) {
-    const int64_t* row_ptr = sampled_ids_ptr + req_idx * stride;
-    int64_t valid_count = 0;
-    int64_t last_valid_token = -1;
-
-    for (int64_t pos = 0; pos < num_sampled_tokens_per_req; ++pos) {
-      int64_t token = row_ptr[pos];
-      if (token != -1 && token < vocab_size) {
-        valid_count++;
-        last_valid_token = token;
-      }
-    }
-
-    bool discard = discard_mask_ptr[req_idx];
-    if (discard) {
-      next_ids_out_ptr[req_idx] = backup_ids_ptr[req_idx];
-      valid_count_out_ptr[req_idx] = 0;
-    } else {
-      next_ids_out_ptr[req_idx] =
-          (valid_count > 0) ? last_valid_token : backup_ids_ptr[req_idx];
-      valid_count_out_ptr[req_idx] = valid_count;
-    }
-  }
-}
-
-void eagle_step_slot_mapping_metadata_kernel_impl(
-    const torch::Tensor& positions, const torch::Tensor& block_table,
-    torch::Tensor& seq_lens, torch::Tensor& out_clamped_positions,
-    torch::Tensor& out_slot_mapping, const int64_t block_size,
-    const int64_t max_model_len, const int64_t PAD_ID) {
-  const int64_t batch_size = positions.size(0);
-  const int64_t input_batch_size = out_slot_mapping.size(0);
-
-  const int64_t* pos_ptr = positions.data_ptr<int64_t>();
-  const int32_t* bt_ptr = block_table.data_ptr<int32_t>();
-  int32_t* seq_lens_ptr = seq_lens.data_ptr<int32_t>();
-  int64_t* out_clamped_ptr = out_clamped_positions.data_ptr<int64_t>();
-  int64_t* out_slot_ptr = out_slot_mapping.data_ptr<int64_t>();
-
-  const int64_t bt_stride = block_table.stride(0);
-  const int64_t n_blocks_per_req = block_table.size(1);
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < input_batch_size; ++req_idx) {
-    if (req_idx >= batch_size) {
-      out_slot_ptr[req_idx] = PAD_ID;
-      continue;
-    }
-
-    int64_t position = pos_ptr[req_idx];
-    int64_t new_position = position + 1;
-    bool exceeds_max = new_position >= max_model_len;
-    int64_t clamped_position = exceeds_max ? 0 : new_position;
-
-    out_clamped_ptr[req_idx] = clamped_position;
-
-    int64_t block_number = clamped_position / block_size;
-    block_number = std::min(block_number, n_blocks_per_req - 1);
-    int32_t block_id = bt_ptr[req_idx * bt_stride + block_number];
-    int64_t slot_id = block_id * block_size + (clamped_position % block_size);
-    out_slot_ptr[req_idx] = exceeds_max ? PAD_ID : slot_id;
-
-    int32_t seq_len = seq_lens_ptr[req_idx];
-    int32_t new_seq_len = exceeds_max ? 1 : (seq_len + 1);
-    new_seq_len = std::min(new_seq_len, static_cast<int32_t>(max_model_len));
-    seq_lens_ptr[req_idx] = new_seq_len;
-  }
-}
-
-void copy_and_expand_eagle_inputs_kernel_impl(
-    const torch::Tensor& target_token_ids,
-    const torch::Tensor& target_positions, const torch::Tensor& next_token_ids,
-    torch::Tensor& out_input_ids, torch::Tensor& out_positions,
-    torch::Tensor& out_is_rejected_token_mask,
-    torch::Tensor& out_is_masked_token_mask,
-    torch::Tensor& out_new_token_indices,
-    torch::Tensor& out_hidden_state_mapping,
-    const torch::Tensor& query_start_loc, const torch::Tensor& query_end_loc,
-    const int64_t padding_token_id, const int64_t parallel_drafting_token_id,
-    const int64_t total_input_tokens,
-    const int64_t num_padding_slots_per_request, const bool shift_input_ids) {
-  const int64_t num_reqs = query_end_loc.size(0);
-
-  const int64_t* target_ids_ptr = target_token_ids.data_ptr<int64_t>();
-  const int64_t* target_pos_ptr = target_positions.data_ptr<int64_t>();
-  const int64_t* next_ids_ptr = next_token_ids.data_ptr<int64_t>();
-  const int32_t* query_start_ptr = query_start_loc.data_ptr<int32_t>();
-  const int32_t* query_end_ptr = query_end_loc.data_ptr<int32_t>();
-
-  int64_t* out_ids_ptr = out_input_ids.data_ptr<int64_t>();
-  int64_t* out_pos_ptr = out_positions.data_ptr<int64_t>();
-  bool* out_rej_mask_ptr = out_is_rejected_token_mask.data_ptr<bool>();
-  bool* out_mask_ptr = out_is_masked_token_mask.data_ptr<bool>();
-  int32_t* out_new_idx_ptr = out_new_token_indices.data_ptr<int32_t>();
-  int32_t* out_hidden_map_ptr = out_hidden_state_mapping.data_ptr<int32_t>();
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < num_reqs; ++req_idx) {
-    int32_t q_start = query_start_ptr[req_idx];
-    int32_t next_q_start = query_start_ptr[req_idx + 1];
-    int32_t q_end = query_end_ptr[req_idx];
-
-    int64_t num_valid_tokens =
-        shift_input_ids ? (q_end - q_start) : (q_end - q_start + 1);
-    int64_t input_offset = shift_input_ids ? 1 : 0;
-
-    int64_t out_start = q_start + req_idx * (num_padding_slots_per_request -
-                                             (shift_input_ids ? 1 : 0));
-    int64_t num_rejected = next_q_start - q_end - 1;
-    int64_t total_output_tokens =
-        num_valid_tokens + num_padding_slots_per_request + num_rejected;
-
-    int64_t start_pos = target_pos_ptr[q_start];
-    int64_t bonus_token = next_ids_ptr[req_idx];
-
-    for (int64_t j = 0; j < total_output_tokens; ++j) {
-      int64_t out_idx = out_start + j;
-      bool is_valid = j < num_valid_tokens;
-      bool is_bonus = j == num_valid_tokens;
-      bool is_parallel = (j > num_valid_tokens) &&
-                         (j < num_valid_tokens + num_padding_slots_per_request);
-      bool is_rejected = j >= num_valid_tokens + num_padding_slots_per_request;
-
-      int64_t in_idx =
-          std::min(static_cast<int64_t>(q_start + input_offset + j),
-                   total_input_tokens - 1);
-
-      int64_t token_id = padding_token_id;
-      if (is_valid)
-        token_id = target_ids_ptr[in_idx];
-      else if (is_bonus)
-        token_id = bonus_token;
-      else if (is_parallel)
-        token_id = parallel_drafting_token_id;
-
-      out_ids_ptr[out_idx] = token_id;
-      out_pos_ptr[out_idx] = is_rejected ? 0 : (start_pos + j);
-      out_rej_mask_ptr[out_idx] = is_rejected;
-      out_mask_ptr[out_idx] = is_parallel;
-
-      if (is_bonus || is_parallel) {
-        int64_t new_token_local_idx = j - num_valid_tokens;
-        int64_t new_token_out_idx =
-            req_idx * num_padding_slots_per_request + new_token_local_idx;
-        out_new_idx_ptr[new_token_out_idx] = out_idx;
-      }
-    }
-
-    if (shift_input_ids) {
-      int64_t n_input = next_q_start - q_start;
-      for (int64_t j = 0; j < n_input; ++j) {
-        out_hidden_map_ptr[q_start + j] = out_start + j;
-      }
-    }
-  }
-}
-
-void rejection_greedy_sample_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids, const torch::Tensor& target_argmax,
-    const torch::Tensor& bonus_token_ids,
-    const std::optional<torch::Tensor>& is_greedy, const int64_t max_spec_len) {
-  const int64_t batch_size = cu_num_draft_tokens.size(0);
-
-  int64_t* out_ptr = output_token_ids.data_ptr<int64_t>();
-  const int64_t* cu_draft_ptr = cu_num_draft_tokens.data_ptr<int64_t>();
-  const int64_t* draft_ids_ptr = draft_token_ids.data_ptr<int64_t>();
-  const int64_t* target_argmax_ptr = target_argmax.data_ptr<int64_t>();
-  const int64_t* bonus_ids_ptr = bonus_token_ids.data_ptr<int64_t>();
-  const bool* greedy_ptr =
-      is_greedy.has_value() ? is_greedy.value().data_ptr<bool>() : nullptr;
-
-  const int64_t out_stride = output_token_ids.stride(0);
-  const int64_t bonus_stride = bonus_token_ids.stride(0);
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < batch_size; ++req_idx) {
-    if (greedy_ptr && !greedy_ptr[req_idx]) continue;
-
-    int64_t start_idx = req_idx == 0 ? 0 : cu_draft_ptr[req_idx - 1];
-    int64_t end_idx = cu_draft_ptr[req_idx];
-    int64_t num_draft_tokens = end_idx - start_idx;
-
-    bool rejected = false;
-    for (int64_t pos = 0; pos < num_draft_tokens; ++pos) {
-      int64_t target_id = target_argmax_ptr[start_idx + pos];
-      out_ptr[req_idx * out_stride + pos] = target_id;
-
-      if (draft_ids_ptr[start_idx + pos] != target_id) {
-        rejected = true;
-        break;
-      }
-    }
-
-    if (!rejected) {
-      out_ptr[req_idx * out_stride + num_draft_tokens] =
-          bonus_ids_ptr[req_idx * bonus_stride];
-    }
-  }
-}
-
-void rejection_random_sample_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids,
-    const std::optional<torch::Tensor>& draft_probs,
-    const torch::Tensor& target_probs, const torch::Tensor& bonus_token_ids,
-    const torch::Tensor& recovered_token_ids,
-    const torch::Tensor& uniform_probs,
-    const std::optional<torch::Tensor>& is_greedy, const int64_t max_spec_len,
-    const int64_t vocab_size, const bool no_draft_probs) {
-  const int64_t batch_size = cu_num_draft_tokens.size(0);
-
-  int64_t* out_ptr = output_token_ids.data_ptr<int64_t>();
-  const int64_t* cu_draft_ptr = cu_num_draft_tokens.data_ptr<int64_t>();
-  const int64_t* draft_ids_ptr = draft_token_ids.data_ptr<int64_t>();
-  const float* draft_probs_ptr =
-      no_draft_probs ? nullptr : draft_probs.value().data_ptr<float>();
-  const float* target_probs_ptr = target_probs.data_ptr<float>();
-  const int64_t* bonus_ids_ptr = bonus_token_ids.data_ptr<int64_t>();
-  const int64_t* recovered_ids_ptr = recovered_token_ids.data_ptr<int64_t>();
-  const float* uniform_probs_ptr = uniform_probs.data_ptr<float>();
-  const bool* greedy_ptr =
-      is_greedy.has_value() ? is_greedy.value().data_ptr<bool>() : nullptr;
-
-  const int64_t out_stride = output_token_ids.stride(0);
-  const int64_t bonus_stride = bonus_token_ids.stride(0);
-  const int64_t target_stride = target_probs.stride(0);
-  const int64_t draft_probs_stride =
-      no_draft_probs ? 0 : draft_probs.value().stride(0);
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < batch_size; ++req_idx) {
-    if (greedy_ptr && greedy_ptr[req_idx]) continue;
-
-    int64_t start_idx = req_idx == 0 ? 0 : cu_draft_ptr[req_idx - 1];
-    int64_t end_idx = cu_draft_ptr[req_idx];
-    int64_t num_draft_tokens = end_idx - start_idx;
-
-    bool rejected = false;
-    for (int64_t pos = 0; pos < num_draft_tokens; ++pos) {
-      int64_t token_idx = start_idx + pos;
-      int64_t draft_id = draft_ids_ptr[token_idx];
-
-      float p = target_probs_ptr[token_idx * target_stride + draft_id];
-      float q =
-          no_draft_probs
-              ? 1.0f
-              : draft_probs_ptr[token_idx * draft_probs_stride + draft_id];
-      float uniform_p = uniform_probs_ptr[token_idx];
-
-      float ratio = (q > 0.0f) ? (p / q) : 0.0f;
-
-      if (ratio >= uniform_p) {
-        out_ptr[req_idx * out_stride + pos] = draft_id;
-      } else {
-        out_ptr[req_idx * out_stride + pos] = recovered_ids_ptr[token_idx];
-        rejected = true;
-        break;
-      }
-    }
-
-    if (!rejected) {
-      out_ptr[req_idx * out_stride + num_draft_tokens] =
-          bonus_ids_ptr[req_idx * bonus_stride];
-    }
-  }
-}
-
-void expand_kernel_impl(torch::Tensor& output, const torch::Tensor& input,
-                        const torch::Tensor& cu_num_tokens,
-                        const int64_t replace_from, const int64_t replace_to) {
-  const int64_t batch_size = cu_num_tokens.size(0);
-  const int64_t* cu_tokens_ptr = cu_num_tokens.data_ptr<int64_t>();
-
-  int64_t* out_ptr = output.data_ptr<int64_t>();
-  const int64_t* in_ptr = input.data_ptr<int64_t>();
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < batch_size; ++req_idx) {
-    int64_t start_idx = req_idx == 0 ? 0 : cu_tokens_ptr[req_idx - 1];
-    int64_t end_idx = cu_tokens_ptr[req_idx];
-    int64_t val = in_ptr[req_idx];
-
-    if (val == replace_from) {
-      val = replace_to;
-    }
-
-    for (int64_t i = start_idx; i < end_idx; ++i) {
-      out_ptr[i] = val;
-    }
-  }
-}
-
-void sample_recovered_tokens_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids,
-    const std::optional<torch::Tensor>& draft_probs,
-    const torch::Tensor& target_probs, const torch::Tensor& inv_q,
-    const int64_t vocab_size, const bool no_draft_probs) {
-  const int64_t batch_size = cu_num_draft_tokens.size(0);
-
-  int64_t* out_ptr = output_token_ids.data_ptr<int64_t>();
-  const int64_t* cu_draft_ptr = cu_num_draft_tokens.data_ptr<int64_t>();
-  const int64_t* draft_ids_ptr = draft_token_ids.data_ptr<int64_t>();
-  const float* draft_probs_ptr =
-      no_draft_probs ? nullptr : draft_probs.value().data_ptr<float>();
-  const float* target_probs_ptr = target_probs.data_ptr<float>();
-  const float* inv_q_ptr = inv_q.data_ptr<float>();
-
-  const int64_t target_stride = target_probs.stride(0);
-  const int64_t draft_probs_stride =
-      no_draft_probs ? 0 : draft_probs.value().stride(0);
-  const int64_t inv_q_stride = inv_q.stride(0);
-
-#pragma omp parallel for
-  for (int64_t req_idx = 0; req_idx < batch_size; ++req_idx) {
-    int64_t start_idx = req_idx == 0 ? 0 : cu_draft_ptr[req_idx - 1];
-    int64_t end_idx = cu_draft_ptr[req_idx];
-    int64_t num_draft_tokens = end_idx - start_idx;
-
-    const float* req_inv_q = inv_q_ptr + req_idx * inv_q_stride;
-
-    for (int64_t pos = 0; pos < num_draft_tokens; ++pos) {
-      int64_t token_idx = start_idx + pos;
-      int64_t draft_id = draft_ids_ptr[token_idx];
-
-      const float* token_target_probs =
-          target_probs_ptr + token_idx * target_stride;
-      const float* token_draft_probs =
-          no_draft_probs ? nullptr
-                         : (draft_probs_ptr + token_idx * draft_probs_stride);
-
-      int64_t best_id = 0;
-      float best_val = -1.0f;
-
-      for (int64_t v = 0; v < vocab_size; ++v) {
-        float prob = token_target_probs[v];
-        if (no_draft_probs) {
-          if (v == draft_id) prob = 0.0f;
-        } else {
-          float diff = prob - token_draft_probs[v];
-          prob = diff > 0.0f ? diff : 0.0f;
-        }
-
-        float val = prob * req_inv_q[v];
-        if (val > best_val) {
-          best_val = val;
-          best_id = v;
-        }
-      }
-      out_ptr[token_idx] = best_id;
-    }
-  }
-}
-
-}  // namespace cpu_utils
@@ -8,6 +8,8 @@
 // libraries use different ISAs.
 #define TORCH_EXTENSION_NAME _C

+std::string init_cpu_threads_env(const std::string& cpu_ids);
+
 void release_dnnl_matmul_handler(int64_t handler);

 int64_t create_onednn_scaled_mm_handler(const torch::Tensor& b,
@@ -85,9 +87,6 @@ at::Tensor int4_scaled_mm_cpu(at::Tensor& x, at::Tensor& w, at::Tensor& w_zeros,
                              at::Tensor& w_scales,
                              std::optional<at::Tensor> bias);

-void activation_lut_bf16(torch::Tensor& out, torch::Tensor& input,
-                         const std::string& activation);
-
 torch::Tensor get_scheduler_metadata(
    const int64_t num_req, const int64_t num_heads_q,
    const int64_t num_heads_kv, const int64_t head_dim,
@@ -141,63 +140,6 @@ void compute_slot_mapping_kernel_impl(const torch::Tensor query_start_loc,
                                      torch::Tensor slot_mapping,
                                      const int64_t block_size);

-void init_cpu_memory_env(std::vector<int64_t> node_ids);
-
-namespace cpu_utils {
-void eagle_prepare_inputs_padded_kernel_impl(
-    const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& valid_sampled_tokens_count,
-    const torch::Tensor& query_start_loc_gpu,
-    torch::Tensor& token_indices_to_sample,
-    torch::Tensor& num_rejected_tokens_gpu, const int64_t num_reqs);
-void eagle_prepare_next_token_padded_kernel_impl(
-    const torch::Tensor& sampled_token_ids,
-    const torch::Tensor& discard_request_mask,
-    const torch::Tensor& backup_next_token_ids, torch::Tensor& next_token_ids,
-    torch::Tensor& valid_sampled_tokens_count, const int64_t vocab_size,
-    const int64_t num_sampled_tokens_per_req, const int64_t num_reqs);
-void eagle_step_slot_mapping_metadata_kernel_impl(
-    const torch::Tensor& positions, const torch::Tensor& block_table,
-    torch::Tensor& seq_lens, torch::Tensor& out_clamped_positions,
-    torch::Tensor& out_slot_mapping, const int64_t block_size,
-    const int64_t max_model_len, const int64_t PAD_ID);
-void copy_and_expand_eagle_inputs_kernel_impl(
-    const torch::Tensor& target_token_ids,
-    const torch::Tensor& target_positions, const torch::Tensor& next_token_ids,
-    torch::Tensor& out_input_ids, torch::Tensor& out_positions,
-    torch::Tensor& out_is_rejected_token_mask,
-    torch::Tensor& out_is_masked_token_mask,
-    torch::Tensor& out_new_token_indices,
-    torch::Tensor& out_hidden_state_mapping,
-    const torch::Tensor& query_start_loc, const torch::Tensor& query_end_loc,
-    const int64_t padding_token_id, const int64_t parallel_drafting_token_id,
-    const int64_t total_input_tokens,
-    const int64_t num_padding_slots_per_request, const bool shift_input_ids);
-void rejection_greedy_sample_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids, const torch::Tensor& target_argmax,
-    const torch::Tensor& bonus_token_ids,
-    const std::optional<torch::Tensor>& is_greedy, const int64_t max_spec_len);
-void rejection_random_sample_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids,
-    const std::optional<torch::Tensor>& draft_probs,
-    const torch::Tensor& target_probs, const torch::Tensor& bonus_token_ids,
-    const torch::Tensor& recovered_token_ids,
-    const torch::Tensor& uniform_probs,
-    const std::optional<torch::Tensor>& is_greedy, const int64_t max_spec_len,
-    const int64_t vocab_size, const bool no_draft_probs);
-void expand_kernel_impl(torch::Tensor& output, const torch::Tensor& input,
-                        const torch::Tensor& cu_num_tokens,
-                        const int64_t replace_from, const int64_t replace_to);
-void sample_recovered_tokens_kernel_impl(
-    torch::Tensor& output_token_ids, const torch::Tensor& cu_num_draft_tokens,
-    const torch::Tensor& draft_token_ids,
-    const std::optional<torch::Tensor>& draft_probs,
-    const torch::Tensor& target_probs, const torch::Tensor& inv_q,
-    const int64_t vocab_size, const bool no_draft_probs);
-}  // namespace cpu_utils
-
 TORCH_LIBRARY_EXPAND(TORCH_EXTENSION_NAME, ops) {
  // vLLM custom ops

@@ -236,15 +178,6 @@ TORCH_LIBRARY_EXPAND(TORCH_EXTENSION_NAME, ops) {
  ops.def("gelu_quick(Tensor! out, Tensor input) -> ()");
  ops.impl("gelu_quick", torch::kCPU, &gelu_quick);

-#if (defined(__aarch64__) && !defined(__APPLE__))
-
-  ops.def(
-      "activation_lut_bf16(Tensor! out, Tensor input, str activation)"
-      " -> ()");
-  ops.impl("activation_lut_bf16", torch::kCPU, &activation_lut_bf16);
-
-#endif  // (defined(__aarch64__) && !defined(__APPLE__))
-
  // Layernorm
  // Apply Root Mean Square (RMS) Normalization to the input tensor.
  ops.def(
@@ -421,6 +354,7 @@ TORCH_LIBRARY_EXPAND(TORCH_EXTENSION_NAME, ops) {
      "str act, str isa) -> ()");
  ops.impl("cpu_fused_moe", torch::kCPU, &cpu_fused_moe);
 #endif
+  ops.def("init_cpu_threads_env(str cpu_ids) -> str", &init_cpu_threads_env);
  ops.def(
      "mla_decode_kvcache("
      "   Tensor! out, Tensor query, Tensor kv_cache,"
@@ -432,72 +366,6 @@ TORCH_LIBRARY_EXPAND(TORCH_EXTENSION_NAME, ops) {
      "positions, Tensor block_table, Tensor(a3!) slot_mapping, SymInt "
      "block_size) -> ()",
      &compute_slot_mapping_kernel_impl);
-
-  ops.def("init_cpu_memory_env(SymInt[] node_ids) -> ()", &init_cpu_memory_env);
-
-  // Speculative decoding kernels
-  ops.def(
-      "eagle_prepare_inputs_padded_kernel_impl(Tensor cu_num_draft_tokens, "
-      "Tensor valid_sampled_tokens_count, Tensor query_start_loc_gpu, "
-      "Tensor(a3!) token_indices_to_sample, "
-      "Tensor(a4!) num_rejected_tokens_gpu, "
-      "SymInt num_reqs) -> ()",
-      &cpu_utils::eagle_prepare_inputs_padded_kernel_impl);
-  ops.def(
-      "eagle_prepare_next_token_padded_kernel_impl("
-      "Tensor sampled_token_ids, Tensor discard_request_mask, "
-      "Tensor backup_next_token_ids, Tensor(a3!) next_token_ids, "
-      "Tensor(a4!) valid_sampled_tokens_count, SymInt vocab_size, "
-      "SymInt num_sampled_tokens_per_req, SymInt num_reqs) -> ()",
-      &cpu_utils::eagle_prepare_next_token_padded_kernel_impl);
-  ops.def(
-      "eagle_step_slot_mapping_metadata_kernel_impl("
-      "Tensor positions, Tensor block_table, Tensor(a2!) seq_lens, "
-      "Tensor(a3!) out_clamped_positions, Tensor(a4!) out_slot_mapping, "
-      "SymInt block_size, SymInt max_model_len, SymInt PAD_ID) -> ()",
-      &cpu_utils::eagle_step_slot_mapping_metadata_kernel_impl);
-  ops.def(
-      "copy_and_expand_eagle_inputs_kernel_impl("
-      "Tensor target_token_ids, Tensor target_positions, "
-      "Tensor next_token_ids, Tensor(a3!) out_input_ids, "
-      "Tensor(a4!) out_positions, "
-      "Tensor(a5!) out_is_rejected_token_mask, "
-      "Tensor(a6!) out_is_masked_token_mask, "
-      "Tensor(a7!) out_new_token_indices, "
-      "Tensor(a8!) out_hidden_state_mapping, "
-      "Tensor query_start_loc, Tensor query_end_loc, "
-      "SymInt padding_token_id, SymInt parallel_drafting_token_id, "
-      "SymInt total_input_tokens, SymInt num_padding_slots_per_request, "
-      "bool shift_input_ids) -> ()",
-      &cpu_utils::copy_and_expand_eagle_inputs_kernel_impl);
-  ops.def(
-      "rejection_greedy_sample_kernel_impl("
-      "Tensor(a0!) output_token_ids, Tensor cu_num_draft_tokens, "
-      "Tensor draft_token_ids, Tensor target_argmax, "
-      "Tensor bonus_token_ids, Tensor? is_greedy, "
-      "SymInt max_spec_len) -> ()",
-      &cpu_utils::rejection_greedy_sample_kernel_impl);
-  ops.def(
-      "rejection_random_sample_kernel_impl("
-      "Tensor(a0!) output_token_ids, Tensor cu_num_draft_tokens, "
-      "Tensor draft_token_ids, Tensor? draft_probs, "
-      "Tensor target_probs, Tensor bonus_token_ids, "
-      "Tensor recovered_token_ids, Tensor uniform_probs, "
-      "Tensor? is_greedy, SymInt max_spec_len, SymInt vocab_size, "
-      "bool no_draft_probs) -> ()",
-      &cpu_utils::rejection_random_sample_kernel_impl);
-  ops.def(
-      "expand_kernel_impl(Tensor(a0!) output, Tensor input, "
-      "Tensor cu_num_tokens, SymInt replace_from, "
-      "SymInt replace_to) -> ()",
-      &cpu_utils::expand_kernel_impl);
-  ops.def(
-      "sample_recovered_tokens_kernel_impl("
-      "Tensor(a0!) output_token_ids, Tensor cu_num_draft_tokens, "
-      "Tensor draft_token_ids, Tensor? draft_probs, "
-      "Tensor target_probs, Tensor inv_q, SymInt vocab_size, "
-      "bool no_draft_probs) -> ()",
-      &cpu_utils::sample_recovered_tokens_kernel_impl);
 }

 REGISTER_EXTENSION(TORCH_EXTENSION_NAME)
@@ -13,11 +13,46 @@
 #include "cpu/utils.hpp"

 #ifdef VLLM_NUMA_DISABLED
-void init_cpu_memory_env(std::vector<int64_t> node_ids) {}
-#else
-void init_cpu_memory_env(std::vector<int64_t> node_ids) {
+std::string init_cpu_threads_env(const std::string& cpu_ids) {
+  return std::string(
+      "Warning: NUMA is not enabled in this build. `init_cpu_threads_env` has "
+      "no effect to setup thread affinity.");
+}
+
+#endif
+
+#ifndef VLLM_NUMA_DISABLED
+std::string init_cpu_threads_env(const std::string& cpu_ids) {
+  bitmask* omp_cpu_mask = numa_parse_cpustring_all(cpu_ids.c_str());
+  TORCH_CHECK(omp_cpu_mask != nullptr,
+              "Failed to parse CPU string: " + cpu_ids);
+  TORCH_CHECK(omp_cpu_mask->size > 0);
+  std::vector<int> omp_cpu_ids;
+  omp_cpu_ids.reserve(omp_cpu_mask->size);
+
+  constexpr int group_size = 8 * sizeof(*omp_cpu_mask->maskp);
+
+  for (int offset = 0; offset < omp_cpu_mask->size; offset += group_size) {
+    unsigned long group_mask = omp_cpu_mask->maskp[offset / group_size];
+    int i = 0;
+    while (group_mask) {
+      if (group_mask & 1) {
+        omp_cpu_ids.emplace_back(offset + i);
+      }
+      ++i;
+      group_mask >>= 1;
+    }
+  }
+
  // Memory node binding
  if (numa_available() != -1) {
+    std::set<int> node_ids;
+    for (const auto& cpu_id : omp_cpu_ids) {
+      int node_id = numa_node_of_cpu(cpu_id);
+      if (node_id != -1) {
+        node_ids.insert(node_id);
+      }
+    }
    // Concatenate all node_ids into a single comma-separated string
    if (!node_ids.empty()) {
      std::string node_ids_str;
@@ -85,6 +120,48 @@ void init_cpu_memory_env(std::vector<int64_t> node_ids) {
      }
    }
  }
+
+  // OMP threads binding
+  omp_set_num_threads((int)omp_cpu_ids.size());
+  torch::set_num_threads((int)omp_cpu_ids.size());
+  TORCH_CHECK_EQ(omp_cpu_ids.size(), torch::get_num_threads());
+  TORCH_CHECK_EQ(omp_cpu_ids.size(), omp_get_max_threads());
+
+  std::vector<std::pair<int, int>> thread_core_mapping;
+  thread_core_mapping.reserve(omp_cpu_ids.size());
+  omp_lock_t writelock;
+  omp_init_lock(&writelock);
+
+  #pragma omp parallel for schedule(static, 1)
+  for (size_t i = 0; i < omp_cpu_ids.size(); ++i) {
+    cpu_set_t mask;
+    CPU_ZERO(&mask);
+    CPU_SET(omp_cpu_ids[i], &mask);
+    int ret = sched_setaffinity(0, sizeof(cpu_set_t), &mask);
+    if (ret == -1) {
+      TORCH_CHECK(false,
+                  "sched_setaffinity failed. errno: " + std::to_string(errno));
+    }
+
+    omp_set_lock(&writelock);
+    thread_core_mapping.emplace_back(gettid(), omp_cpu_ids[i]);
+    omp_unset_lock(&writelock);
+  }
+
+  omp_destroy_lock(&writelock);
+
+  numa_free_nodemask(omp_cpu_mask);
+
+  std::stringstream ss;
+  ss << "OMP threads binding of Process " << getpid() << ":\n";
+  std::sort(thread_core_mapping.begin(), thread_core_mapping.end(),
+            [](auto&& a, auto&& b) { return a.second < b.second; });
+  for (auto&& item : thread_core_mapping) {
+    ss << "\t"
+       << "OMP tid: " << item.first << ", core " << item.second << "\n";
+  }
+
+  return ss.str();
 }
 #endif  // VLLM_NUMA_DISABLED

@@ -54,34 +54,11 @@ struct Counter {
 };

 inline int64_t get_available_l2_size() {
-#if defined(__s390x__)
  static int64_t size = []() {
-    uint32_t l2_cache_size = 0;
-    auto caps = at::cpu::get_cpu_capabilities();
-    auto it = caps.find("l2_cache_size");
-    if (it != caps.end()) {
-      l2_cache_size = static_cast<uint32_t>(it->second.toInt());
-    }
-    if (l2_cache_size == 0) {
-      long sys_l2 = sysconf(_SC_LEVEL2_CACHE_SIZE);
-      if (sys_l2 > 0) {
-        l2_cache_size = static_cast<uint32_t>(sys_l2);
-      }
-    }
-    if (l2_cache_size == 0) {
-      l2_cache_size = 256 * 1024;
-    }
-    return static_cast<int64_t>(l2_cache_size) >> 1;  // use 50% of L2 cache
-  }();
-  return size;
-#else
-  static int64_t size = []() {
-    auto caps = at::cpu::get_cpu_capabilities();
-    const uint32_t l2_cache_size = caps.at("l2_cache_size").toInt();
+    const uint32_t l2_cache_size = at::cpu::L2_cache_size();
    return l2_cache_size >> 1;  // use 50% of L2 cache
  }();
  return size;
-#endif
 }

 template <int32_t alignment_v, typename T>
@@ -389,28 +389,20 @@ struct Sm90ColOrScalarBroadcastArray {

    CUTLASS_DEVICE void
    begin() {
+      cute::Tensor pred = make_tensor<bool>(shape(tCgCol));
+      CUTLASS_PRAGMA_UNROLL
+      for (int i = 0; i < size(pred); ++i) {
+        pred(i) = get<0>(tCcCol(i)) < m;
+      }
+
      if (!params.col_broadcast) {
        fill(tCrCol, *(params.ptr_col_array[group]));
        return;
      }

-      // tCgCol has layout (CPY,CPY_M,CPY_N,EPI_M,EPI_N) where CPY_N and
-      // EPI_N are stride-0 for the column broadcast. Slice those modes at
-      // index 0 to avoid redundant copies AND ensure pred/data consistency
-      static_assert(decltype(stride<2>(tCgCol))::value == 0, "Expected stride-0 CPY_N for col broadcast");
-      static_assert(decltype(stride<4>(tCgCol))::value == 0, "Expected stride-0 EPI_N for col broadcast");
-
-      auto tCgCol_s = tCgCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-      auto tCrCol_s = tCrCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-      auto tCcCol_s = tCcCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-
-      cute::Tensor pred = make_tensor<bool>(shape(tCgCol_s));
-      CUTLASS_PRAGMA_UNROLL
-      for (int i = 0; i < size(pred); ++i) {
-        pred(i) = get<0>(tCcCol_s(i)) < m;
-      }
-
-      copy_if(pred, tCgCol_s, tCrCol_s);
+      // Filter so we don't issue redundant copies over stride-0 modes
+      // (only works if 0-strides are in same location, which is by construction)
+      copy_if(pred, filter(tCgCol), filter(tCrCol));
    }

    template <typename ElementAccumulator, int FragmentSize>
@@ -382,28 +382,20 @@ struct Sm90ColOrScalarBroadcast {

    CUTLASS_DEVICE void
    begin() {
+      cute::Tensor pred = make_tensor<bool>(shape(tCgCol));
+      CUTLASS_PRAGMA_UNROLL
+      for (int i = 0; i < size(pred); ++i) {
+        pred(i) = get<0>(tCcCol(i)) < m;
+      }
+
      if (!params.col_broadcast) {
        fill(tCrCol, *(params.ptr_col));
        return;
      }

-      // tCgCol has layout (CPY,CPY_M,CPY_N,EPI_M,EPI_N) where CPY_N and
-      // EPI_N are stride-0 for the column broadcast. Slice those modes at
-      // index 0 to avoid redundant copies AND ensure pred/data consistency
-      static_assert(decltype(stride<2>(tCgCol))::value == 0, "Expected stride-0 CPY_N for col broadcast");
-      static_assert(decltype(stride<4>(tCgCol))::value == 0, "Expected stride-0 EPI_N for col broadcast");
-
-      auto tCgCol_s = tCgCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-      auto tCrCol_s = tCrCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-      auto tCcCol_s = tCcCol(_,_,0,_,0);      // (CPY,CPY_M,EPI_M)
-
-      cute::Tensor pred = make_tensor<bool>(shape(tCgCol_s));
-      CUTLASS_PRAGMA_UNROLL
-      for (int i = 0; i < size(pred); ++i) {
-        pred(i) = get<0>(tCcCol_s(i)) < m;
-      }
-
-      copy_if(pred, tCgCol_s, tCrCol_s);
+      // Filter so we don't issue redundant copies over stride-0 modes
+      // (only works if 0-strides are in same location, which is by construction)
+      copy_if(pred, filter(tCgCol), filter(tCrCol));
    }

    template <typename ElementAccumulator, int FragmentSize>
@@ -1,72 +0,0 @@
-/* SPDX-License-Identifier: Apache-2.0
- * SPDX-FileCopyrightText: Copyright contributors to the vLLM project
- *
- * Vendored CUTLASS FA3 MLA attention kernel binding for vLLM.
- * Based on sgl-kernel/csrc/flash_extension.cc from SGLang.
- *
- * This registers the FA3 forward pass as a PyTorch C++ extension under
- * the _cutlass_fa3_C namespace, enabling torch.ops._cutlass_fa3_C.fwd().
- *
- * Original source:
- *   https://github.com/sgl-project/sgl-attn (commit bcf72ccc)
- *   sgl-kernel/csrc/flash_extension.cc
- */
-#include <Python.h>
-#include <ATen/core/dispatch/Dispatcher.h>
-#include <torch/all.h>
-#include <torch/library.h>
-
-#include "sgl_flash_kernel_ops.h"
-
-TORCH_LIBRARY_FRAGMENT(_cutlass_fa3_C, m) {
-  /*
-   * CUTLASS FA3 MLA forward pass.
-   * Signature matches sgl-attn's mha_fwd() exactly.
-   */
-  m.def(
-      "fwd(Tensor   q,"
-      "    Tensor   k,"
-      "    Tensor   v,"
-      "    Tensor?  k_new,"
-      "    Tensor?  v_new,"
-      "    Tensor?  q_v,"
-      "    Tensor?  out,"
-      "    Tensor?  cu_seqlens_q,"
-      "    Tensor?  cu_seqlens_k,"
-      "    Tensor?  cu_seqlens_k_new,"
-      "    Tensor?  seqused_q,"
-      "    Tensor?  seqused_k,"
-      "    int?     max_seqlen_q,"
-      "    int?     max_seqlen_k,"
-      "    Tensor?  page_table,"
-      "    Tensor?  kv_batch_idx,"
-      "    Tensor?  leftpad_k,"
-      "    Tensor?  rotary_cos,"
-      "    Tensor?  rotary_sin,"
-      "    Tensor?  seqlens_rotary,"
-      "    Tensor?  q_descale,"
-      "    Tensor?  k_descale,"
-      "    Tensor?  v_descale,"
-      "    float?   softmax_scale,"
-      "    bool     is_causal,"
-      "    int      window_size_left,"
-      "    int      window_size_right,"
-      "    int      attention_chunk,"
-      "    float    softcap,"
-      "    bool     is_rotary_interleaved,"
-      "    Tensor?  scheduler_metadata,"
-      "    int      num_splits,"
-      "    bool?    pack_gqa,"
-      "    int      sm_margin,"
-      "    Tensor?  sinks"
-      ") -> (Tensor, Tensor, Tensor, Tensor)");
-
-  m.impl("fwd", torch::kCUDA, make_pytorch_shim(&mha_fwd));
-}
-
-// Python module initialization for _cutlass_fa3_C
-PyMODINIT_FUNC PyInit__cutlass_fa3_C() {
-  static struct PyModuleDef module = {PyModuleDef_HEAD_INIT, "_cutlass_fa3_C",
-                                      nullptr, 0, nullptr};
-  return PyModule_Create(&module);
-}
@@ -19,10 +19,8 @@
 #include <type_traits>

 #include <torch/cuda.h>
-#include <ATen/cuda/CUDAContext.h>
 #include <c10/cuda/CUDAGuard.h>

-#include "async_util.cuh"
 #include "cuda_compat.h"
 #include "dispatch_utils.h"
 #include "type_convert.cuh"
@@ -88,9 +86,6 @@ inline __device__ __host__ T divUp(T m, T n) {
 }  // namespace tensorrt_llm::common

 namespace tensorrt_llm::kernels {
-
-using namespace vllm::cuda_async;
-
 // NOTE(zhuhaoran): This kernel is adapted from TensorRT-LLM implementation,
 // with added support for passing the cos_sin_cache as an input.
 // https://github.com/NVIDIA/TensorRT-LLM/blob/main/cpp/tensorrt_llm/kernels/fusedQKNormRopeKernel.cu
@@ -306,237 +301,6 @@ __global__ void fusedQKNormRopeKernel(
 #endif
 }

-// Multi-token-head kernel: one warp processes HEADS_PER_WARP token-heads for
-// the same token, sharing cos/sin from shared memory via cp.async.
-// When HEADS_PER_WARP > 1 the warp reuses the loaded cos/sin across all heads,
-// hiding global-memory latency and improving occupancy for large batches.
-template <typename scalar_t_in, typename scalar_t_cache, int head_dim,
-          bool interleave, int HEADS_PER_WARP>
-__global__ void fusedQKNormRopeKernelNTokenHeads(
-    void* qkv_void, int const num_heads_q, int const num_heads_k,
-    int const num_heads_v, float const eps, void const* q_weight_void,
-    void const* k_weight_void, void const* cos_sin_cache_void,
-    int64_t const* position_ids, int const num_tokens, int const rotary_dim) {
-#if (!defined(__CUDA_ARCH__) || __CUDA_ARCH__ < 800) && !defined(USE_ROCM)
-  if constexpr ((std::is_same_v<scalar_t_in, c10::BFloat16>) ||
-                std::is_same_v<scalar_t_cache, c10::BFloat16>) {
-    return;
-  } else {
-#endif
-
-    using Converter = vllm::_typeConvert<scalar_t_in>;
-    static_assert(Converter::exists,
-                  "Input QKV data type is not supported for this CUDA "
-                  "architecture or toolkit version.");
-    using T_in = typename Converter::hip_type;
-    using T2_in = typename Converter::packed_hip_type;
-
-    using CacheConverter = vllm::_typeConvert<scalar_t_cache>;
-    static_assert(CacheConverter::exists,
-                  "Cache data type is not supported for this CUDA architecture "
-                  "or toolkit version.");
-    using T_cache = typename CacheConverter::hip_type;
-
-    extern __shared__ char smem_storage[];
-    // Shared memory layout:
-    //   [0, cos_sin_bytes)           : cos/sin for each warp  (warpsPerBlock *
-    //   rotary_dim * sizeof(T_cache))
-    // [cos_sin_bytes, ...)         : QKV tiles
-    //   per warp     (warpsPerBlock * HEADS_PER_WARP * 32 * elemSizeBytes)
-    T_cache* const smem = reinterpret_cast<T_cache*>(smem_storage);
-
-    T_in* qkv = reinterpret_cast<T_in*>(qkv_void);
-    T_in const* q_weight = reinterpret_cast<T_in const*>(q_weight_void);
-    T_in const* k_weight = reinterpret_cast<T_in const*>(k_weight_void);
-    T_cache const* cos_sin_cache =
-        reinterpret_cast<T_cache const*>(cos_sin_cache_void);
-
-    int const warpsPerBlock = blockDim.x / 32;
-    int const warpId = threadIdx.x / 32;
-    int const laneId = threadIdx.x % 32;
-
-    int const total_qk_heads = num_heads_q + num_heads_k;
-    int const num_heads = num_heads_q + num_heads_k + num_heads_v;
-    int const head_chunks_per_token =
-        (total_qk_heads + HEADS_PER_WARP - 1) / HEADS_PER_WARP;
-
-    int const warp_global = blockIdx.x * warpsPerBlock + warpId;
-    int const tokenIdx = warp_global / head_chunks_per_token;
-    int const headChunk = warp_global % head_chunks_per_token;
-    int const first_head = headChunk * HEADS_PER_WARP;
-    int const num_heads_this_warp =
-        (first_head + HEADS_PER_WARP <= total_qk_heads)
-            ? HEADS_PER_WARP
-            : (total_qk_heads - first_head);
-
-    if (tokenIdx >= num_tokens) return;
-
-    static_assert(head_dim % (32 * 2) == 0, "head_dim must be divisible by 64");
-    constexpr int numElemsPerThread = head_dim / 32;
-    constexpr int elemSizeBytes = numElemsPerThread * sizeof(__nv_bfloat16);
-    static_assert(elemSizeBytes % 4 == 0,
-                  "elemSizeBytes must be a multiple of 4");
-    constexpr int vecSize = elemSizeBytes / 4;
-    using vec_T = typename tensorrt_llm::common::packed_as<uint, vecSize>::type;
-
-    int const cos_sin_bytes =
-        warpsPerBlock * rotary_dim * static_cast<int>(sizeof(T_cache));
-    int const qkv_tile_bytes = 32 * elemSizeBytes;
-    char* const this_warp_head_smem =
-        smem_storage + cos_sin_bytes +
-        warpId * (HEADS_PER_WARP * qkv_tile_bytes);
-
-    // === Group 0: async load all heads' QKV into smem (issued first). ===
-    for (int k = 0; k < num_heads_this_warp; ++k) {
-      int const localHeadIdx = first_head + k;
-      bool const isQ = localHeadIdx < num_heads_q;
-      int const headIdx = isQ ? localHeadIdx : localHeadIdx - num_heads_q;
-      int offWarp;
-      if (isQ) {
-        offWarp = tokenIdx * num_heads * head_dim + headIdx * head_dim;
-      } else {
-        offWarp = tokenIdx * num_heads * head_dim + num_heads_q * head_dim +
-                  headIdx * head_dim;
-      }
-      int const offThread = offWarp + laneId * numElemsPerThread;
-      char* smem_dst =
-          this_warp_head_smem + k * qkv_tile_bytes + laneId * elemSizeBytes;
-      cp_async_shared_global_ca(smem_dst,
-                                reinterpret_cast<const char*>(&qkv[offThread]),
-                                elemSizeBytes);
-    }
-    cp_async_commit_group();  // commit group 0 (QKV)
-
-    // === Group 1: async load cos/sin into smem (issued second). ===
-    int64_t const pos_id = position_ids[tokenIdx];
-    T_cache const* const cache_ptr = cos_sin_cache + pos_id * rotary_dim;
-    int const copy_bytes = rotary_dim * static_cast<int>(sizeof(T_cache));
-    int const num_copies = (copy_bytes + 15) / 16;
-    for (int copyId = laneId; copyId < num_copies; copyId += 32) {
-      char* smem_ptr =
-          reinterpret_cast<char*>(&smem[warpId * rotary_dim]) + copyId * 16;
-      const char* glob_ptr =
-          reinterpret_cast<const char*>(cache_ptr) + copyId * 16;
-      cp_async_shared_global_16_cg(smem_ptr, glob_ptr);
-    }
-    cp_async_commit_group();  // commit group 1 (cos/sin)
-
-    // wait<1>: allow at most 1 pending group (group 1) → group 0 (QKV) is done.
-    cp_async_wait_group<1>();
-
-    float elements[numElemsPerThread];
-    float elements2[numElemsPerThread];
-    int const rotary_lanes = rotary_dim / numElemsPerThread;
-    int const embed_dim = rotary_dim / 2;
-    T_cache const* const cos_smem = &smem[warpId * rotary_dim];
-    T_cache const* const sin_smem = &smem[warpId * rotary_dim + embed_dim];
-
-    // Preload weights into registers once, reused across all heads.
-    float q_w[numElemsPerThread];
-    float k_w[numElemsPerThread];
-#pragma unroll
-    for (int i = 0; i < numElemsPerThread; i++) {
-      int const dim = laneId * numElemsPerThread + i;
-      q_w[i] = Converter::convert(q_weight[dim]);
-      k_w[i] = Converter::convert(k_weight[dim]);
-    }
-
-    for (int k = 0; k < num_heads_this_warp; ++k) {
-      int const localHeadIdx = first_head + k;
-      bool const isQ = localHeadIdx < num_heads_q;
-      int const headIdx = isQ ? localHeadIdx : localHeadIdx - num_heads_q;
-
-      int offsetWarp;
-      if (isQ) {
-        offsetWarp = tokenIdx * num_heads * head_dim + headIdx * head_dim;
-      } else {
-        offsetWarp = tokenIdx * num_heads * head_dim + num_heads_q * head_dim +
-                     headIdx * head_dim;
-      }
-      int const offsetThread = offsetWarp + laneId * numElemsPerThread;
-
-      // === Part 1: QK Norm (read from smem; group 0 already done). ===
-      float sumOfSquares = 0.0f;
-      {
-        char const* smem_src =
-            this_warp_head_smem + k * qkv_tile_bytes + laneId * elemSizeBytes;
-        vec_T vec = *reinterpret_cast<vec_T const*>(smem_src);
-        constexpr int num_packed_elems = elemSizeBytes / sizeof(T2_in);
-#pragma unroll
-        for (int i = 0; i < num_packed_elems; i++) {
-          T2_in packed_val = *(reinterpret_cast<T2_in*>(&vec) + i);
-          float2 vals = Converter::convert(packed_val);
-          sumOfSquares += vals.x * vals.x;
-          sumOfSquares += vals.y * vals.y;
-          elements[2 * i] = vals.x;
-          elements[2 * i + 1] = vals.y;
-        }
-      }
-
-      sumOfSquares = tensorrt_llm::common::warpReduceSum(sumOfSquares);
-      float rms_rcp = rsqrtf(sumOfSquares / static_cast<float>(head_dim) + eps);
-
-#pragma unroll
-      for (int i = 0; i < numElemsPerThread; i++) {
-        elements[i] *= rms_rcp * (isQ ? q_w[i] : k_w[i]);
-      }
-
-      // On first head: wait for group 1 (cos/sin) before RoPE.
-      if (k == 0) cp_async_wait_group<0>();
-
-      // === Part 2: RoPE using cos/sin from shared memory. ===
-      if (laneId < rotary_lanes) {
-        if constexpr (interleave) {
-#pragma unroll
-          for (int i = 0; i < numElemsPerThread / 2; ++i) {
-            int const idx0 = 2 * i;
-            int const idx1 = 2 * i + 1;
-            int const dim_idx = laneId * numElemsPerThread + idx0;
-            float const val0 = elements[idx0];
-            float const val1 = elements[idx1];
-            int const half_dim = dim_idx / 2;
-            float const cos_val = CacheConverter::convert(cos_smem[half_dim]);
-            float const sin_val = CacheConverter::convert(sin_smem[half_dim]);
-            elements[idx0] = val0 * cos_val - val1 * sin_val;
-            elements[idx1] = val0 * sin_val + val1 * cos_val;
-          }
-        } else {
-          __syncwarp();
-          int const pairOffset = (rotary_dim / 2) / numElemsPerThread;
-#pragma unroll
-          for (int i = 0; i < numElemsPerThread; i++) {
-            elements2[i] = __shfl_xor_sync(FINAL_MASK, elements[i], pairOffset);
-            if (laneId < pairOffset) elements2[i] = -elements2[i];
-            int dim_idx = laneId * numElemsPerThread + i;
-            dim_idx = (dim_idx * 2) % rotary_dim;
-            int const half_dim = dim_idx / 2;
-            float const cos_val = CacheConverter::convert(cos_smem[half_dim]);
-            float const sin_val = CacheConverter::convert(sin_smem[half_dim]);
-            elements[i] = elements[i] * cos_val + elements2[i] * sin_val;
-          }
-          __syncwarp();
-        }
-      }
-
-      // Store.
-      {
-        vec_T vec;
-        constexpr int num_packed_elems = elemSizeBytes / sizeof(T2_in);
-#pragma unroll
-        for (int i = 0; i < num_packed_elems; i++) {
-          T2_in packed_val = Converter::convert(
-              make_float2(elements[2 * i], elements[2 * i + 1]));
-          *(reinterpret_cast<T2_in*>(&vec) + i) = packed_val;
-        }
-        *reinterpret_cast<vec_T*>(&qkv[offsetThread]) = vec;
-      }
-    }
-
-#if (!defined(__CUDA_ARCH__) || __CUDA_ARCH__ < 800) && !defined(USE_ROCM)
-  }
-#endif
-}
-
 // Borrowed from
 // https://github.com/flashinfer-ai/flashinfer/blob/8125d079a43e9a0ba463a4ed1b639cefd084cec9/include/flashinfer/pos_enc.cuh#L568
 #define DISPATCH_INTERLEAVE(interleave, INTERLEAVE, ...) \
@@ -557,12 +321,15 @@ void launchFusedQKNormRope(void* qkv, int const num_tokens,
                           void const* cos_sin_cache, bool const interleave,
                           int64_t const* position_ids, cudaStream_t stream) {
  constexpr int blockSize = 256;
+
  int const warpsPerBlock = blockSize / 32;
  int const totalQKHeads = num_heads_q + num_heads_k;
  int const totalWarps = num_tokens * totalQKHeads;
+
  int const gridSize = common::divUp(totalWarps, warpsPerBlock);
  dim3 gridDim(gridSize);
  dim3 blockDim(blockSize);
+
  switch (head_dim) {
    case 64:
      DISPATCH_INTERLEAVE(interleave, INTERLEAVE, {
@@ -593,118 +360,6 @@ void launchFusedQKNormRope(void* qkv, int const num_tokens,
                  "Unsupported head dimension for fusedQKNormRope: ", head_dim);
  }
 }
-
-// Launch: one warp processes token_heads_per_warp token-heads (1, 2, 4, or 8).
-// When token_heads_per_warp == 1, delegates to the 1-head baseline above.
-template <typename scalar_t_in, typename scalar_t_cache>
-void launchFusedQKNormRopeNTokenHeads(
-    void* qkv, int const num_tokens, int const num_heads_q,
-    int const num_heads_k, int const num_heads_v, int const head_dim,
-    int const rotary_dim, float const eps, void const* q_weight,
-    void const* k_weight, void const* cos_sin_cache, bool const interleave,
-    int64_t const* position_ids, int const token_heads_per_warp,
-    cudaStream_t stream) {
-  TORCH_CHECK(token_heads_per_warp == 1 || token_heads_per_warp == 2 ||
-                  token_heads_per_warp == 4 || token_heads_per_warp == 8,
-              "token_heads_per_warp must be 1, 2, 4, or 8, got ",
-              token_heads_per_warp);
-
-  // token_heads_per_warp == 1: delegate to the 1-head baseline kernel.
-  if (token_heads_per_warp == 1) {
-    launchFusedQKNormRope<scalar_t_in, scalar_t_cache>(
-        qkv, num_tokens, num_heads_q, num_heads_k, num_heads_v, head_dim,
-        rotary_dim, eps, q_weight, k_weight, cos_sin_cache, interleave,
-        position_ids, stream);
-    return;
-  }
-
-  // NTokenHeads kernel uses cp.async to load cos/sin in 16-byte chunks.
-  // If rotary_dim * sizeof(cache_dtype) is not a multiple of 16, the last
-  // cp.async would write past the shared memory allocation.
-  // Fall back to the base kernel instead of failing.
-  {
-    size_t const rotary_bytes =
-        static_cast<size_t>(rotary_dim) *
-        (std::is_same_v<scalar_t_cache, float> ? sizeof(float) : 2u);
-    if (rotary_bytes % 16 != 0) {
-      launchFusedQKNormRope<scalar_t_in, scalar_t_cache>(
-          qkv, num_tokens, num_heads_q, num_heads_k, num_heads_v, head_dim,
-          rotary_dim, eps, q_weight, k_weight, cos_sin_cache, interleave,
-          position_ids, stream);
-      return;
-    }
-  }
-
-  constexpr int blockSize = 256;
-  int const warpsPerBlock = blockSize / 32;
-  int const totalQKHeads = num_heads_q + num_heads_k;
-  // Grid: one warp per (token, head_chunk); same token → reuse cos/sin in smem.
-  int const head_chunks_per_token =
-      (totalQKHeads + token_heads_per_warp - 1) / token_heads_per_warp;
-  int const total_warps = num_tokens * head_chunks_per_token;
-  int const gridSize = common::divUp(total_warps, warpsPerBlock);
-  dim3 gridDim(gridSize);
-  dim3 blockDim(blockSize);
-  // Cache element size: float=4, bfloat16=2 (host-safe; kernel uses same
-  // layout).
-  size_t const cache_elem_size =
-      std::is_same_v<scalar_t_cache, float> ? sizeof(float) : 2u;
-  // QKV smem: token_heads_per_warp tiles per warp, each tile 32*(head_dim/32*2)
-  // = 2*head_dim bytes.
-  size_t const qkv_smem_per_warp = static_cast<size_t>(token_heads_per_warp) *
-                                   2u * static_cast<size_t>(head_dim);
-  size_t const smem_bytes =
-      warpsPerBlock * static_cast<size_t>(rotary_dim) * cache_elem_size +
-      warpsPerBlock * qkv_smem_per_warp;
-
-#define LAUNCH_N_TOKEN_HEADS(N)                                              \
-  do {                                                                       \
-    switch (head_dim) {                                                      \
-      case 64:                                                               \
-        DISPATCH_INTERLEAVE(interleave, INTERLEAVE, {                        \
-          fusedQKNormRopeKernelNTokenHeads<scalar_t_in, scalar_t_cache, 64,  \
-                                           INTERLEAVE, (N)>                  \
-              <<<gridDim, blockDim, smem_bytes, stream>>>(                   \
-                  qkv, num_heads_q, num_heads_k, num_heads_v, eps, q_weight, \
-                  k_weight, cos_sin_cache, position_ids, num_tokens,         \
-                  rotary_dim);                                               \
-        });                                                                  \
-        break;                                                               \
-      case 128:                                                              \
-        DISPATCH_INTERLEAVE(interleave, INTERLEAVE, {                        \
-          fusedQKNormRopeKernelNTokenHeads<scalar_t_in, scalar_t_cache, 128, \
-                                           INTERLEAVE, (N)>                  \
-              <<<gridDim, blockDim, smem_bytes, stream>>>(                   \
-                  qkv, num_heads_q, num_heads_k, num_heads_v, eps, q_weight, \
-                  k_weight, cos_sin_cache, position_ids, num_tokens,         \
-                  rotary_dim);                                               \
-        });                                                                  \
-        break;                                                               \
-      case 256:                                                              \
-        DISPATCH_INTERLEAVE(interleave, INTERLEAVE, {                        \
-          fusedQKNormRopeKernelNTokenHeads<scalar_t_in, scalar_t_cache, 256, \
-                                           INTERLEAVE, (N)>                  \
-              <<<gridDim, blockDim, smem_bytes, stream>>>(                   \
-                  qkv, num_heads_q, num_heads_k, num_heads_v, eps, q_weight, \
-                  k_weight, cos_sin_cache, position_ids, num_tokens,         \
-                  rotary_dim);                                               \
-        });                                                                  \
-        break;                                                               \
-      default:                                                               \
-        TORCH_CHECK(false, "Unsupported head dimension: ", head_dim);        \
-    }                                                                        \
-  } while (0)
-
-  if (token_heads_per_warp == 2) {
-    LAUNCH_N_TOKEN_HEADS(2);
-  } else if (token_heads_per_warp == 4) {
-    LAUNCH_N_TOKEN_HEADS(4);
-  } else if (token_heads_per_warp == 8) {
-    LAUNCH_N_TOKEN_HEADS(8);
-  }
-#undef LAUNCH_N_TOKEN_HEADS
-}
-
 }  // namespace tensorrt_llm::kernels

 void fused_qk_norm_rope(
@@ -719,8 +374,7 @@ void fused_qk_norm_rope(
    torch::Tensor& k_weight,  // RMSNorm weights for key [head_dim]
    torch::Tensor& cos_sin_cache,  // Cos/sin cache [max_position, head_dim]
    bool is_neox,                  // Whether RoPE is applied in Neox style
-    torch::Tensor& position_ids,   // Position IDs for RoPE [num_tokens]
-    int64_t forced_token_heads_per_warp  // -1 = auto-select, >0 = forced value
+    torch::Tensor& position_ids    // Position IDs for RoPE [num_tokens]
 ) {
  // Input validation
  CHECK_INPUT(qkv);
@@ -760,48 +414,15 @@ void fused_qk_norm_rope(
      qkv.size(1) == total_heads * head_dim,
      "QKV tensor size must match total number of heads and head dimension");

-  auto device_id = qkv.get_device();
-  auto stream = at::cuda::getCurrentCUDAStream(device_id);
-
-  // Select token_heads_per_warp: forced value if >0, else auto-select.
-  // Auto thresholds are calibrated on SM 9.0 (H100). On other architectures,
-  // fall back to token_heads_per_warp=1 (base kernel) until profiled.
-  int token_heads_per_warp;
-  if (forced_token_heads_per_warp > 0) {  // only support SM80+
-    token_heads_per_warp = static_cast<int>(forced_token_heads_per_warp);
-  } else {
-    token_heads_per_warp = 1;
-    auto* dev_prop = at::cuda::getDeviceProperties(device_id);
-    int sm_version = dev_prop->major * 10 + dev_prop->minor;
-    int64_t total_qk_units = num_tokens * (num_heads_q + num_heads_k);
-    if (sm_version == 90) {
-      if (head_dim >= 256) {
-        if (total_qk_units < 4096LL) {
-          token_heads_per_warp = 1;
-        } else if (total_qk_units < 8192LL) {
-          token_heads_per_warp = 2;
-        } else {
-          token_heads_per_warp = 4;
-        }
-      } else {
-        if (total_qk_units < 10240LL) {
-          token_heads_per_warp = 1;
-        } else if (total_qk_units < 40960LL) {
-          token_heads_per_warp = 4;
-        } else {
-          token_heads_per_warp = 8;
-        }
-      }
-    }
-  }
+  auto stream = at::cuda::getCurrentCUDAStream(qkv.get_device());

  VLLM_DISPATCH_HALF_TYPES(qkv.scalar_type(), "fused_qk_norm_rope_kernel", [&] {
    using qkv_scalar_t = scalar_t;
    VLLM_DISPATCH_FLOATING_TYPES(
        cos_sin_cache.scalar_type(), "fused_qk_norm_rope_kernel", [&] {
          using cache_scalar_t = scalar_t;
-          tensorrt_llm::kernels::launchFusedQKNormRopeNTokenHeads<
-              qkv_scalar_t, cache_scalar_t>(
+          tensorrt_llm::kernels::launchFusedQKNormRope<qkv_scalar_t,
+                                                       cache_scalar_t>(
              qkv.data_ptr(), static_cast<int>(num_tokens),
              static_cast<int>(num_heads_q), static_cast<int>(num_heads_k),
              static_cast<int>(num_heads_v), static_cast<int>(head_dim),
@@ -809,7 +430,7 @@ void fused_qk_norm_rope(
              q_weight.data_ptr(), k_weight.data_ptr(),
              cos_sin_cache.data_ptr(), !is_neox,
              reinterpret_cast<int64_t const*>(position_ids.data_ptr()),
-              token_heads_per_warp, stream);
+              stream);
        });
  });
-}
+}
@@ -58,19 +58,16 @@ void silu_and_mul_scaled_fp4_experts_quant_sm1xxa(
    torch::stable::Tensor const& output_scale_offset_by_experts);
 #endif

-#if (defined(ENABLE_NVFP4_SM100) && ENABLE_NVFP4_SM100) || \
-    (defined(ENABLE_NVFP4_SM120) && ENABLE_NVFP4_SM120)
 static bool nvfp4_quant_sm_supported() {
  const int32_t sm = get_sm_version_num();
-  #if defined(ENABLE_NVFP4_SM100) && ENABLE_NVFP4_SM100
+#if defined(ENABLE_NVFP4_SM100) && ENABLE_NVFP4_SM100
  if (sm >= 100 && sm < 120) return true;
-  #endif
-  #if defined(ENABLE_NVFP4_SM120) && ENABLE_NVFP4_SM120
+#endif
+#if defined(ENABLE_NVFP4_SM120) && ENABLE_NVFP4_SM120
  if (sm >= 120 && sm < 130) return true;
-  #endif
+#endif
  return false;
 }
-#endif

 void scaled_fp4_quant_out(torch::stable::Tensor const& input,
                          torch::stable::Tensor const& input_sf,
@@ -26,10 +26,8 @@ using namespace cute;
 template <class OutType, int ScaleGranularityM,
          int ScaleGranularityN, int ScaleGranularityK,
          class MmaTileShape, class ClusterShape,
-          class EpilogueScheduler, class MainloopScheduler,
-          bool swap_ab_ = false>
+          class EpilogueScheduler, class MainloopScheduler>
 struct cutlass_3x_gemm_fp8_blockwise {
-  static constexpr bool swap_ab = swap_ab_;
  using ElementAB = cutlass::float_e4m3_t;

  using ElementA = ElementAB;
@@ -57,13 +55,9 @@ struct cutlass_3x_gemm_fp8_blockwise {
  using ElementCompute = float;
  using ElementBlockScale = float; 

-  using ScaleConfig = conditional_t<swap_ab,
-      cutlass::detail::Sm120BlockwiseScaleConfig<
+  using ScaleConfig = cutlass::detail::Sm120BlockwiseScaleConfig<
        ScaleGranularityM, ScaleGranularityN, ScaleGranularityK,
-        cute::UMMA::Major::K, cute::UMMA::Major::MN>,
-      cutlass::detail::Sm120BlockwiseScaleConfig<
-        ScaleGranularityM, ScaleGranularityN, ScaleGranularityK,
-        cute::UMMA::Major::MN, cute::UMMA::Major::K>>;
+        cute::UMMA::Major::MN, cute::UMMA::Major::K>;

  // layout_SFA and layout_SFB cannot be swapped since they are deduced.
  using LayoutSFA = decltype(ScaleConfig::deduce_layoutSFA());
@@ -84,32 +78,17 @@ struct cutlass_3x_gemm_fp8_blockwise {
      ElementAccumulator,
      ElementCompute,
      ElementC,
-      conditional_t<swap_ab, LayoutC_Transpose, LayoutC>,
+      LayoutC,
      AlignmentC,
      ElementD,
-      conditional_t<swap_ab, LayoutD_Transpose, LayoutD>,
+      LayoutD,
      AlignmentD,
      EpilogueScheduler,
      DefaultOperation
  >::CollectiveOp;
 
  using StageCountType = cutlass::gemm::collective::StageCountAuto; 
-  using CollectiveMainloop = conditional_t<swap_ab,
-      typename cutlass::gemm::collective::CollectiveBuilder<
-          ArchTag,
-          OperatorClass,
-          ElementB,
-          cute::tuple<LayoutB_Transpose, LayoutSFA>,
-          AlignmentB,
-          ElementA,
-          cute::tuple<LayoutA_Transpose, LayoutSFB>,
-          AlignmentA,
-          ElementAccumulator,
-          MmaTileShape,
-          ClusterShape,
-          cutlass::gemm::collective::StageCountAutoCarveout<static_cast<int>(sizeof(typename CollectiveEpilogue::SharedStorage))>,
-          MainloopScheduler
-      >::CollectiveOp,
+  using CollectiveMainloop = 
      typename cutlass::gemm::collective::CollectiveBuilder<
          ArchTag,
          OperatorClass,
@@ -124,7 +103,7 @@ struct cutlass_3x_gemm_fp8_blockwise {
          ClusterShape,
          cutlass::gemm::collective::StageCountAutoCarveout<static_cast<int>(sizeof(typename CollectiveEpilogue::SharedStorage))>,
          MainloopScheduler
-      >::CollectiveOp>;
+      >::CollectiveOp;

  // SM12x family to support both SM120 (RTX 5090) and SM121 (DGX Spark)
  using KernelType = enable_sm120_family<cutlass::gemm::kernel::GemmUniversal<
@@ -136,7 +115,7 @@ struct cutlass_3x_gemm_fp8_blockwise {
 // Tile configurations for different M ranges
 template <typename OutType>
 struct sm120_blockwise_fp8_config_default {
-  // use 128x128x128 tile with Cooperative (Auto) schedule
+  // M > 256: use 128x128x128 tile with Cooperative (Auto) schedule
  using KernelSchedule = cutlass::gemm::collective::KernelScheduleAuto;
  using EpilogueSchedule = cutlass::epilogue::collective::EpilogueScheduleAuto;
  using TileShape = Shape<_128, _128, _128>;
@@ -148,8 +127,8 @@ struct sm120_blockwise_fp8_config_default {
 };

 template <typename OutType>
-struct sm120_blockwise_fp8_config_pingpong {
-  // use 64x128x128 tile with Pingpong schedule
+struct sm120_blockwise_fp8_config_M64 {
+  // M in [1, 256]: use 64x128x128 tile with Pingpong schedule
  using KernelSchedule = cutlass::gemm::KernelTmaWarpSpecializedBlockwisePingpongSm120;
  using EpilogueSchedule = cutlass::epilogue::collective::EpilogueScheduleAuto;
  using TileShape = Shape<_64, _128, _128>;
@@ -160,24 +139,11 @@ struct sm120_blockwise_fp8_config_pingpong {
      EpilogueSchedule, KernelSchedule>;
 };

-template <typename OutType>
-struct sm120_blockwise_fp8_config_swapab {
-  // use 128x32x128 tile with Cooperative schedule
-  using KernelSchedule = cutlass::gemm::KernelTmaWarpSpecializedBlockwiseCooperativeSm120;
-  using EpilogueSchedule = cutlass::epilogue::collective::EpilogueScheduleAuto;
-  using TileShape = Shape<_128, _32, _128>;
-  using ClusterShape = Shape<_1, _1, _1>;
-  using Gemm = cutlass_3x_gemm_fp8_blockwise<
-      OutType, 128, 1, 128, TileShape, ClusterShape,
-      EpilogueSchedule, KernelSchedule, true>;
-};
-
 template <typename Gemm>
 void cutlass_gemm_caller_blockwise(torch::stable::Tensor& out, torch::stable::Tensor const& a,
                                   torch::stable::Tensor const& b,
                                   torch::stable::Tensor const& a_scales,
                                   torch::stable::Tensor const& b_scales) {
-  static constexpr bool swap_ab = Gemm::swap_ab;
  using GemmKernel = typename Gemm::GemmKernel;
  using StrideA = typename Gemm::GemmKernel::StrideA;
  using StrideB = typename Gemm::GemmKernel::StrideB;
@@ -201,13 +167,11 @@ void cutlass_gemm_caller_blockwise(torch::stable::Tensor& out, torch::stable::Te
  b_stride =
      cutlass::make_cute_packed_stride(StrideB{}, cute::make_shape(n, k, 1));
  c_stride =
-      cutlass::make_cute_packed_stride(StrideC{}, swap_ab ? cute::make_shape(n, m, 1) : cute::make_shape(m, n, 1));
+      cutlass::make_cute_packed_stride(StrideC{}, cute::make_shape(m, n, 1));

-  LayoutSFA layout_SFA = swap_ab ?
-      ScaleConfig::tile_atom_to_shape_SFA(make_shape(n, m, k, 1)) :
+  LayoutSFA layout_SFA = 
      ScaleConfig::tile_atom_to_shape_SFA(make_shape(m, n, k, 1));
-  LayoutSFB layout_SFB = swap_ab ?
-      ScaleConfig::tile_atom_to_shape_SFB(make_shape(n, m, k, 1)) :
+  LayoutSFB layout_SFB = 
      ScaleConfig::tile_atom_to_shape_SFB(make_shape(m, n, k, 1));

  auto a_ptr = static_cast<ElementAB const*>(a.data_ptr());
@@ -216,24 +180,15 @@ void cutlass_gemm_caller_blockwise(torch::stable::Tensor& out, torch::stable::Te
  auto b_scales_ptr = static_cast<ElementBlockScale const*>(b_scales.data_ptr());

  typename GemmKernel::MainloopArguments mainloop_args{};
+  mainloop_args.ptr_A = a_ptr;
+  mainloop_args.dA = a_stride;
+  mainloop_args.ptr_B = b_ptr;
+  mainloop_args.dB = b_stride;
+  mainloop_args.ptr_SFA = a_scales_ptr;
  mainloop_args.layout_SFA = layout_SFA;
+  mainloop_args.ptr_SFB = b_scales_ptr;
  mainloop_args.layout_SFB = layout_SFB;
-  if (swap_ab) {
-    mainloop_args.ptr_A = b_ptr;
-    mainloop_args.dA = b_stride;
-    mainloop_args.ptr_B = a_ptr;
-    mainloop_args.dB = a_stride;
-    mainloop_args.ptr_SFA = b_scales_ptr;
-    mainloop_args.ptr_SFB = a_scales_ptr;
-  } else {
-    mainloop_args.ptr_A = a_ptr;
-    mainloop_args.dA = a_stride;
-    mainloop_args.ptr_B = b_ptr;
-    mainloop_args.dB = b_stride;
-    mainloop_args.ptr_SFA = a_scales_ptr;
-    mainloop_args.ptr_SFB = b_scales_ptr;
-  }
-  auto prob_shape = swap_ab ? cute::make_shape(n, m, k, 1) : cute::make_shape(m, n, k, 1);
+  auto prob_shape = cute::make_shape(m, n, k, 1);

  auto c_ptr = static_cast<ElementD*>(out.data_ptr());
  typename GemmKernel::EpilogueArguments epilogue_args{
@@ -249,26 +204,15 @@ void cutlass_gemm_blockwise_sm120_fp8_dispatch(torch::stable::Tensor& out,
                                               torch::stable::Tensor const& a_scales,
                                               torch::stable::Tensor const& b_scales) {
  int M = a.size(0);
-  // more heuristic tuning can be done here by checking N/K dimensions as well
-  bool swap_ab = (M <= 64) || (M % 4 != 0);
-
-  if (!swap_ab) {
-    if (M <= 256) {
-      using Gemm = typename sm120_blockwise_fp8_config_pingpong<OutType>::Gemm;
-      return cutlass_gemm_caller_blockwise<Gemm>(
-          out, a, b, a_scales, b_scales);
-    }
-    // M > 256: use default 128x128x128 config with Cooperative (Auto) schedule
-    using Gemm = typename sm120_blockwise_fp8_config_default<OutType>::Gemm;
-    return cutlass_gemm_caller_blockwise<Gemm>(
-        out, a, b, a_scales, b_scales);
-  } else {
-    // Swap A/B for small M to improve performance
-    // Use TILE_N=32 as the minimum compatible tile size.
-    using Gemm = typename sm120_blockwise_fp8_config_swapab<OutType>::Gemm;
+  if (M <= 256) {
+    using Gemm = typename sm120_blockwise_fp8_config_M64<OutType>::Gemm;
    return cutlass_gemm_caller_blockwise<Gemm>(
        out, a, b, a_scales, b_scales);
  }
+  // M > 256: use default 128x128x128 config with Cooperative (Auto) schedule
+  using Gemm = typename sm120_blockwise_fp8_config_default<OutType>::Gemm;
+  return cutlass_gemm_caller_blockwise<Gemm>(
+      out, a, b, a_scales, b_scales);
 }

 }  // namespace vllm
@@ -240,9 +240,8 @@ template <typename T, typename DST_DTYPE>
 __global__ void per_token_group_quant_8bit_packed_kernel(
    const T* __restrict__ input, void* __restrict__ output_q,
    unsigned int* __restrict__ output_s_packed, const int group_size,
-    const int num_groups_padded, const int groups_per_block,
-    const int padded_groups_per_row, const int groups_per_row, const int mn,
-    const int tma_aligned_mn, const int num_scale_elems, const float eps,
+    const int num_groups, const int groups_per_block, const int groups_per_row,
+    const int mn, const int tma_aligned_mn, const float eps,
    const float min_8bit, const float max_8bit) {
  const int threads_per_group = 16;
  const int64_t local_group_id = threadIdx.x / threads_per_group;
@@ -250,62 +249,51 @@ __global__ void per_token_group_quant_8bit_packed_kernel(

  const int64_t block_group_id = blockIdx.x * groups_per_block;
  const int64_t global_group_id = block_group_id + local_group_id;
-  if (global_group_id >= num_groups_padded) {
+  if (global_group_id >= num_groups) {
    return;
  }

-  // map flat group id to 2D indices (mn_idx, sf_k_idx)
-  const int sf_k_idx =
-      static_cast<int>(global_group_id % padded_groups_per_row);
-  const int mn_idx = static_cast<int>(global_group_id / padded_groups_per_row);
+  const int64_t block_group_offset = global_group_id * group_size;

-  // whether it is a valid group (not padding)
-  const bool is_valid_group = (mn_idx < mn) && (sf_k_idx < groups_per_row);
+  const T* group_input = input + block_group_offset;
+  DST_DTYPE* group_output =
+      static_cast<DST_DTYPE*>(output_q) + block_group_offset;

  // shared memory to cache each group's data to avoid double DRAM reads.
  extern __shared__ __align__(16) char smem_raw[];
  T* smem = reinterpret_cast<T*>(smem_raw);
  T* smem_group = smem + local_group_id * group_size;
+  const float y_s =
+      ComputeGroupScale<T, true>(group_input, smem_group, group_size, lane_id,
+                                 threads_per_group, eps, max_8bit);

-  // compute scale for valid groups
-  float y_s = 0.f;
-  if (is_valid_group) {
-    const T* group_input =
-        input + static_cast<int64_t>(mn_idx) * groups_per_row * group_size +
-        sf_k_idx * group_size;
-    y_s = ComputeGroupScale<T, true>(group_input, smem_group, group_size,
-                                     lane_id, threads_per_group, eps, max_8bit);
-  }
-
-  // pack 4 scales into a uint32 exponent
+  // pack 4 scales into a uint32
  if (lane_id == 0) {
-    // each uint32 in output_s_packed stores 4 packed scales
-    const int sf_k_pack_idx = sf_k_idx / 4;
-    const int pos = sf_k_idx % 4;
-    const int out_idx = sf_k_pack_idx * tma_aligned_mn + mn_idx;
+    // map flat group id to 2D indices (mn_idx, sf_k_idx)
+    const int sf_k_idx = static_cast<int>(global_group_id % groups_per_row);
+    const int mn_idx = static_cast<int>(global_group_id / groups_per_row);
+
+    if (mn_idx < mn) {
+      // each uint32 in output_s_packed stores 4 packed scales
+      const int sf_k_pack_idx = sf_k_idx / 4;
+      const int pos = sf_k_idx % 4;

-    if (is_valid_group) {
      // reinterpret the UE8M0 scale y_s as IEEE bits, extract the 8-bit
      // exponent, and place it into the correct byte of the 32-bit word.
      const unsigned int bits = __float_as_uint(y_s);
-      const uint8_t exponent = static_cast<uint8_t>((bits >> 23u) & 0xffu);
-      reinterpret_cast<uint8_t*>(output_s_packed)[out_idx * 4 + pos] = exponent;
-    } else if (out_idx < num_scale_elems) {
-      // write zero for padding groups if within bounds of output_s_packed
-      reinterpret_cast<uint8_t*>(output_s_packed)[out_idx * 4 + pos] = 0;
+      const unsigned int exponent = (bits >> 23u) & 0xffu;
+      const unsigned int contrib = exponent << (pos * 8u);
+
+      const int out_idx = sf_k_pack_idx * tma_aligned_mn + mn_idx;
+      // atomically OR 8-bit exponent into the packed scales buffer
+      atomicOr(output_s_packed + out_idx, contrib);
    }
  }

  __syncthreads();

-  if (is_valid_group) {
-    DST_DTYPE* group_output =
-        static_cast<DST_DTYPE*>(output_q) +
-        static_cast<int64_t>(mn_idx) * groups_per_row * group_size +
-        sf_k_idx * group_size;
-    QuantizeGroup<T, DST_DTYPE>(smem_group, group_output, group_size, lane_id,
-                                threads_per_group, y_s, min_8bit, max_8bit);
-  }
+  QuantizeGroup<T, DST_DTYPE>(smem_group, group_output, group_size, lane_id,
+                              threads_per_group, y_s, min_8bit, max_8bit);
 }

 void per_token_group_quant_8bit_packed(const torch::stable::Tensor& input,
@@ -322,6 +310,7 @@ void per_token_group_quant_8bit_packed(const torch::stable::Tensor& input,

  const int64_t mn = input.numel() / k;
  const int64_t groups_per_row = k / group_size;
+  const int64_t num_groups = mn * groups_per_row;

  STD_TORCH_CHECK(output_s_packed.dim() == 2,
                  "output_s_packed must be 2D, got dim=", output_s_packed.dim(),
@@ -341,46 +330,36 @@ void per_token_group_quant_8bit_packed(const torch::stable::Tensor& input,
                  "output_s_packed shape must be [", mn, ", ", k_num_packed_sfk,
                  "], but got [", output_s_packed.size(0), ", ",
                  output_s_packed.size(1), "].");
-  // Verify column-major TMA-aligned layout
-  STD_TORCH_CHECK(output_s_packed.stride(0) == 1 &&
-                      output_s_packed.stride(1) == tma_aligned_mn,
-                  "output_s_packed must have strides [1, ", tma_aligned_mn,
-                  "], but got [", output_s_packed.stride(0), ", ",
-                  output_s_packed.stride(1), "].");

  cudaStream_t stream = get_current_cuda_stream();

  constexpr int THREADS_PER_GROUP = 16;

-  // Expand the grid to cover MN and K padding so every byte in
-  // output_s_packed is written (padding bytes get zeroed by the kernel).
-  const int64_t padded_groups_per_row = k_num_packed_sfk * 4;
-  const int64_t num_groups_padded = tma_aligned_mn * padded_groups_per_row;
-  // Number of elements in output_s_packed.
-  const int64_t num_scale_elems = mn + (k_num_packed_sfk - 1) * tma_aligned_mn;
-
-  const int groups_per_block = GetGroupsPerBlock(num_groups_padded);
+  const int groups_per_block = GetGroupsPerBlock(num_groups);

  auto dst_type = output_q.scalar_type();
-  const int num_blocks = num_groups_padded / groups_per_block;
+  const int num_blocks = num_groups / groups_per_block;
  const int num_threads = groups_per_block * THREADS_PER_GROUP;

-#define LAUNCH_PACKED_KERNEL(T, DST_DTYPE)                                     \
-  do {                                                                         \
-    dim3 grid(num_blocks);                                                     \
-    dim3 block(num_threads);                                                   \
-    size_t smem_bytes =                                                        \
-        static_cast<size_t>(groups_per_block) * group_size * sizeof(T);        \
-    per_token_group_quant_8bit_packed_kernel<T, DST_DTYPE>                     \
-        <<<grid, block, smem_bytes, stream>>>(                                 \
-            static_cast<const T*>(input.data_ptr()), output_q.data_ptr(),      \
-            reinterpret_cast<unsigned int*>(output_s_packed.data_ptr()),       \
-            static_cast<int>(group_size), static_cast<int>(num_groups_padded), \
-            groups_per_block, static_cast<int>(padded_groups_per_row),         \
-            static_cast<int>(groups_per_row), static_cast<int>(mn),            \
-            static_cast<int>(tma_aligned_mn),                                  \
-            static_cast<int>(num_scale_elems), static_cast<float>(eps),        \
-            static_cast<float>(min_8bit), static_cast<float>(max_8bit));       \
+  // zero-initialize packed scales, since we use atomicOr to accumulate
+  // exponents from different groups.
+  torch::stable::zero_(output_s_packed);
+
+#define LAUNCH_PACKED_KERNEL(T, DST_DTYPE)                                \
+  do {                                                                    \
+    dim3 grid(num_blocks);                                                \
+    dim3 block(num_threads);                                              \
+    size_t smem_bytes =                                                   \
+        static_cast<size_t>(groups_per_block) * group_size * sizeof(T);   \
+    per_token_group_quant_8bit_packed_kernel<T, DST_DTYPE>                \
+        <<<grid, block, smem_bytes, stream>>>(                            \
+            static_cast<const T*>(input.data_ptr()), output_q.data_ptr(), \
+            reinterpret_cast<unsigned int*>(output_s_packed.data_ptr()),  \
+            static_cast<int>(group_size), static_cast<int>(num_groups),   \
+            groups_per_block, static_cast<int>(groups_per_row),           \
+            static_cast<int>(mn), static_cast<int>(tma_aligned_mn),       \
+            static_cast<float>(eps), static_cast<float>(min_8bit),        \
+            static_cast<float>(max_8bit));                                \
  } while (0)

  VLLM_STABLE_DISPATCH_FLOATING_TYPES(
@@ -1,879 +0,0 @@
-
-/*
- * Copyright (c) 2026, NVIDIA CORPORATION.  All rights reserved.
- *
- * Licensed under the Apache License, Version 2.0 (the "License");
- * you may not use this file except in compliance with the License.
- * You may obtain a copy of the License at
- *
- *     http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an "AS IS" BASIS,
- * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- */
-
-#include <cooperative_groups.h>
-#include <cuda_runtime.h>
-
-#include <torch/cuda.h>
-#include <ATen/cuda/CUDAContext.h>
-#include <c10/cuda/CUDAGuard.h>
-
-#include "cuda_compat.h"
-#include "cuda_utils.h"
-#include "core/registration.h"
-#include "minimax_reduce_rms_kernel.h"
-
-#include <algorithm>
-
-#define FINAL_MASK 0xffffffff
-#define MINIMAX_REDUCE_RMS_WARP_SIZE 32
-
-namespace vllm {
-namespace tensorrt_llm {
-
-template <int NRanks>
-struct LamportComm {
-  __device__ __forceinline__ LamportComm(void** workspace, int rank) {
-    counter_ptr = &reinterpret_cast<int*>(workspace[NRanks * 3])[0];
-    flag_ptr = &reinterpret_cast<int*>(workspace[NRanks * 3])[2];
-    clear_ptr = &reinterpret_cast<int64_t*>(workspace[NRanks * 3 + 1])[0];
-    flag_value = *flag_ptr;
-    auto comm_size = reinterpret_cast<int64_t*>(workspace[NRanks * 3 + 1])[1];
-    clear_size = *clear_ptr;
-    int data_offset = flag_value % 3;
-    int clear_offset = (flag_value + 2) % 3;
-    for (int r = 0; r < NRanks; ++r) {
-      data_bufs[r] = reinterpret_cast<uint8_t*>(workspace[2 * NRanks + r]) +
-                     data_offset * comm_size;
-    }
-    clear_buf = reinterpret_cast<uint8_t*>(workspace[2 * NRanks + rank]) +
-                clear_offset * comm_size;
-    __syncthreads();
-    if (threadIdx.x == 0) {
-      atomicAdd(counter_ptr, 1);
-    }
-  }
-
-  __device__ __forceinline__ void update(int64_t new_clear_size) {
-    if (blockIdx.x == 0 && threadIdx.x == 0) {
-      while (*reinterpret_cast<int volatile*>(counter_ptr) != gridDim.x) {
-      }
-      *flag_ptr = (flag_value + 1) % 3;
-      *clear_ptr = new_clear_size;
-      *counter_ptr = 0;
-    }
-  }
-
-  int* counter_ptr;
-  int* flag_ptr;
-  int64_t* clear_ptr;
-  uint8_t* data_bufs[NRanks];
-  uint8_t* clear_buf;
-  int64_t clear_size;
-  int flag_value;
-};
-
-__device__ __forceinline__ bool is_neg_zero(float v) {
-  return *reinterpret_cast<uint32_t*>(&v) == 0x80000000;
-}
-
-__device__ __forceinline__ bool is_neg_zero(float4 v) {
-  return is_neg_zero(v.x) || is_neg_zero(v.y) || is_neg_zero(v.z) ||
-         is_neg_zero(v.w);
-}
-
-__device__ __forceinline__ float4 get_neg_zero() {
-  float4 vec;
-#pragma unroll
-  for (int i = 0; i < 4; ++i) {
-    reinterpret_cast<uint32_t*>(&vec)[i] = 0x80000000;
-  }
-  return vec;
-}
-
-template <int Dim>
-__device__ __forceinline__ float rms_rsqrt(float& v, float eps) {
-  constexpr float kInvDim = 1.0F / static_cast<float>(Dim);
-  v = rsqrtf((v * kInvDim) + eps);
-  return v;
-}
-
-template <int Dim>
-__device__ __forceinline__ float4 rms_rsqrt(float4& v, float eps) {
-  constexpr float kInvDim = 1.0F / static_cast<float>(Dim);
-  v.x = rsqrtf((v.x * kInvDim) + eps);
-  v.y = rsqrtf((v.y * kInvDim) + eps);
-  v.z = rsqrtf((v.z * kInvDim) + eps);
-  v.w = rsqrtf((v.w * kInvDim) + eps);
-  return v;
-}
-__device__ __forceinline__ float4 ld_global_volatile(float4* addr) {
-  float4 val;
-  asm volatile("ld.volatile.global.v4.f32 {%0, %1, %2, %3}, [%4];"
-               : "=f"(val.x), "=f"(val.y), "=f"(val.z), "=f"(val.w)
-               : "l"(addr));
-  return val;
-}
-
-__device__ __forceinline__ float ld_global_volatile(float* addr) {
-  float val;
-  asm volatile("ld.volatile.global.f32 %0, [%1];" : "=f"(val) : "l"(addr));
-  return val;
-}
-
-// Used by the scalar (non-float4) kernel only
-template <typename T, int NUM>
-__inline__ __device__ T warpReduceSumV2(T* val) {
-#pragma unroll
-  for (int i = 0; i < NUM; i++) {
-#pragma unroll
-    for (int mask = 16; mask > 0; mask >>= 1)
-      val[i] += __shfl_xor_sync(FINAL_MASK, val[i], mask, 32);
-  }
-  return (T)(0.0f);
-}
-
-template <typename T, int NUM>
-__inline__ __device__ T blockReduceSumV2(T* val) {
-  static __shared__ T shared[NUM][33];
-  int lane = threadIdx.x & 0x1f;
-  int wid = threadIdx.x >> 5;
-
-  warpReduceSumV2<T, NUM>(val);
-
-  if (lane == 0) {
-#pragma unroll
-    for (int i = 0; i < NUM; i++) {
-      shared[i][wid] = val[i];
-    }
-  }
-
-  __syncthreads();
-
-  bool is_mask = threadIdx.x < (blockDim.x / 32.f);
-#pragma unroll
-  for (int i = 0; i < NUM; i++) {
-    val[i] = is_mask ? shared[i][lane] : (T)(0.0f);
-  }
-  warpReduceSumV2<T, NUM>(val);
-  return (T)0.0f;
-}
-
-// for float4 version
-template <uint32_t kNumThreads, typename T, int ArraySize = 4>
-__device__ __forceinline__ void local_warp_reduce_sum_array(
-    T* value_ptr, uint32_t active_mask = 0xffffffffu) {
-  static_assert(kNumThreads >= 1 &&
-                kNumThreads <= MINIMAX_REDUCE_RMS_WARP_SIZE);
-#pragma unroll
-  for (int i = 0; i < ArraySize; ++i) {
-#pragma unroll
-    for (int mask = kNumThreads / 2; mask > 0; mask >>= 1) {
-      value_ptr[i] += __shfl_xor_sync(active_mask, value_ptr[i], mask,
-                                      MINIMAX_REDUCE_RMS_WARP_SIZE);
-    }
-  }
-}
-
-constexpr int next_pow2(int val) {
-  int result = 1;
-  while (result < val) {
-    result <<= 1;
-  }
-  return result;
-}
-
-// ---------------------------------------------------------------------------
-
-template <typename DType>
-class IndexHelper {
- public:
-  __device__ __forceinline__ IndexHelper(MiniMaxReduceRMSParams const& params) {
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-    namespace cg = cooperative_groups;
-    cg::cluster_group cluster = cg::this_cluster();
-    cg::grid_group grid = cg::this_grid();
-    token_id = grid.cluster_rank();
-    access_id_in_token = cluster.thread_rank();
-    token_stride = grid.num_clusters();
-#else
-    token_id = blockIdx.x;
-    access_id_in_token = threadIdx.x;
-    token_stride = gridDim.x;
-#endif
-    access_id = token_id * params.hidden_dim / kElemsPerAccess<DType> +
-                access_id_in_token;
-    access_stride = token_stride * params.hidden_dim / kElemsPerAccess<DType>;
-    tot_access = params.size_q / kElemsPerAccess<DType>;
-  }
-
-  int token_id;
-  int access_id_in_token;
-  int token_stride;
-  int access_id;
-  int access_stride;
-  int tot_access;
-};
-
-/**
-* this kernel is used to for minimax attention module
-* input tensor [total_tokens, hidden_dim / tp_size], fp32
-* rms weight [hidden_dim / tp_size], bf16
-step 1: reduce from single rank to get the variance sum (reduce(input^2,
-dim=-1)) step 2: reduce from all ranks to get the variance sum
-(all_reduce(variance_sum)) step 3: calculate the rms norm (input *
-rsqrt(variance + eps)) in this case, max hidden_dim is 6144 (float data), for
-each token, we only need 6144 / 4 / tp_size = (1536 / tp_size) threads so we can
-assume cluster size is 1 (tp_size >= 2)
- */
-template <typename DType, int NRanks>
-__global__ void __launch_bounds__(1024)
-    minimax_reduce_rms_kernel_lamport(MiniMaxReduceRMSParams params) {
-  IndexHelper<DType> index_helper(params);
-  int token_id = index_helper.token_id;
-  int access_id_in_token = index_helper.access_id_in_token;
-  int token_stride = index_helper.token_stride;
-  int access_id = index_helper.access_id;
-  int access_stride = index_helper.access_stride;
-  int tot_access = index_helper.tot_access;
-  int tot_tokens = params.size_q / params.hidden_dim;
-  float4 clear_vec = get_neg_zero();
-
-  LamportComm<NRanks> comm(params.workspace, params.rank);
-  int clear_access = comm.clear_size / kElemsPerAccess<DType>;
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-  asm volatile("griddepcontrol.wait;");
-#endif
-  for (int idx = access_id; idx < tot_access;
-       idx += access_stride, token_id += token_stride) {
-    alignas(16) DType vals[kElemsPerAccess<DType>];
-    float sum_variance = 0.F;
-    *reinterpret_cast<float4*>(vals) =
-        reinterpret_cast<float4*>(params.allreduce_in)[idx];
-#pragma unroll
-    for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-      sum_variance += static_cast<float>(vals[i]) * static_cast<float>(vals[i]);
-    }
-    blockReduceSumV2<float, 1>(&sum_variance);
-    if (is_neg_zero(sum_variance)) {
-      sum_variance = 0.F;
-    }
-    if (threadIdx.x == 0) {
-      for (int r = 0; r < NRanks; ++r) {
-        reinterpret_cast<float*>(
-            comm.data_bufs[r])[(params.rank * tot_tokens) + token_id] =
-            (sum_variance);
-      }
-    }
-
-    bool done = false;
-    float vars_all_ranks[NRanks];
-    while (!done) {
-      done = true;
-#pragma unroll
-      for (int r = 0; r < NRanks; ++r) {
-        vars_all_ranks[r] = ld_global_volatile(&reinterpret_cast<float*>(
-            comm.data_bufs[params.rank])[(r * tot_tokens) + token_id]);
-        done &= !is_neg_zero(vars_all_ranks[r]);
-      }
-    }
-    sum_variance = 0.F;
-#pragma unroll
-    for (int r = 0; r < NRanks; ++r) {
-      sum_variance += vars_all_ranks[r];
-    }
-
-    DType norm_weight[kElemsPerAccess<DType>];
-    *reinterpret_cast<typename ElemsPerAccess<DType>::vec_type*>(norm_weight) =
-        reinterpret_cast<typename ElemsPerAccess<DType>::vec_type*>(
-            params.rms_gamma)[access_id_in_token];
-
-#pragma unroll
-    for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-      vals[i] = static_cast<DType>(
-          static_cast<float>(vals[i]) *
-          rsqrtf(
-              (sum_variance / static_cast<float>(params.hidden_dim) / NRanks) +
-              params.rms_eps) *
-          static_cast<float>(norm_weight[i]));
-    }
-
-    reinterpret_cast<float4*>(params.rms_norm_out)[idx] =
-        *reinterpret_cast<float4*>(vals);
-  }
-  for (int idx = access_id; idx < clear_access; idx += access_stride) {
-    reinterpret_cast<float4*>(comm.clear_buf)[idx] = clear_vec;
-  }
-  comm.update(params.size_q * NRanks);
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-  asm volatile("griddepcontrol.launch_dependents;");
-#endif
-}
-
-/**
- * Float4 variant: process 4 rows at once, allreduce variance sums as float4 for
- * better memory coalescing. sum_variance is always float; applies to all DTypes
- * (half, bf16, float). When tot_tokens % 4 != 0, the last group pads rows with
- * zeros; padded rows are not written to rms_norm_out. IsQK: when true, process
- * Q+K in one loop with doubled comm buffer; when false, single-matrix (Q only).
- */
-template <typename DType, int NRanks, int OriginQDim, int OriginKDim>
-__global__ void __launch_bounds__(1024)
-    minimax_reduce_qk_rms_kernel_lamport_float4(MiniMaxReduceRMSParams params) {
-  // Compile-time per-rank dimensions
-  constexpr int RankQDim = OriginQDim / NRanks;
-  constexpr int RankKDim = OriginKDim / NRanks;
-  // Threads needed to cover one row of Q / K with float4 accesses
-  constexpr int ThreadsPerRowQ = RankQDim / kElemsPerAccess<DType>;
-  constexpr int ThreadsPerRowK = RankKDim / kElemsPerAccess<DType>;
-  // Number of warps dedicated to Q / K
-  constexpr int NumWarpQ = (ThreadsPerRowQ + MINIMAX_REDUCE_RMS_WARP_SIZE - 1) /
-                           MINIMAX_REDUCE_RMS_WARP_SIZE;
-  constexpr int NumWarpK = (ThreadsPerRowK + MINIMAX_REDUCE_RMS_WARP_SIZE - 1) /
-                           MINIMAX_REDUCE_RMS_WARP_SIZE;
-
-  int tot_tokens = params.size_q / RankQDim;
-  int tot_groups = (tot_tokens + 3) / 4;  // ceiling; last group may be partial
-
-  // Memory strides for strided qkv tensors (elements -> float4-access units)
-  int access_stride_q = (params.stride_q > 0 ? params.stride_q : RankQDim) /
-                        kElemsPerAccess<DType>;
-  int access_stride_k = (params.stride_k > 0 ? params.stride_k : RankKDim) /
-                        kElemsPerAccess<DType>;
-  // Output strides: default to contiguous (hidden_dim / hidden_dim_k)
-  int access_stride_q_out =
-      (params.stride_q_out > 0 ? params.stride_q_out : params.hidden_dim) /
-      kElemsPerAccess<DType>;
-  int access_stride_k_out =
-      (params.stride_k_out > 0 ? params.stride_k_out : params.hidden_dim_k) /
-      kElemsPerAccess<DType>;
-
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-  namespace cg = cooperative_groups;
-  cg::cluster_group cluster = cg::this_cluster();
-  cg::grid_group grid = cg::this_grid();
-  int group_id = grid.cluster_rank();
-  int access_id_in_token = cluster.thread_rank();
-  int group_stride = grid.num_clusters();
-#else
-  int group_id = blockIdx.x;
-  int access_id_in_token = threadIdx.x;
-  int group_stride = gridDim.x;
-#endif
-
-  bool is_q = (access_id_in_token < NumWarpQ * MINIMAX_REDUCE_RMS_WARP_SIZE);
-  int k_thread_idx =
-      access_id_in_token - (NumWarpQ * MINIMAX_REDUCE_RMS_WARP_SIZE);
-  bool is_valid_q = (access_id_in_token < ThreadsPerRowQ);
-  bool is_valid_k = (k_thread_idx >= 0 && k_thread_idx < ThreadsPerRowK);
-  float4 clear_vec = get_neg_zero();
-
-  // Shared memory for two-level block reduction and scale broadcast
-  __shared__ float block_reduce_sum[4][MINIMAX_REDUCE_RMS_WARP_SIZE + 1];
-  __shared__ float global_scale_q[4];
-  __shared__ float global_scale_k[4];
-
-  LamportComm<NRanks> comm(params.workspace, params.rank);
-
-  DType norm_weight[kElemsPerAccess<DType>]{};
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-  asm volatile("griddepcontrol.wait;");
-#endif
-  if (is_q) {
-    if (is_valid_q) {
-      *reinterpret_cast<typename ElemsPerAccess<DType>::vec_type*>(
-          norm_weight) =
-          reinterpret_cast<typename ElemsPerAccess<DType>::vec_type const*>(
-              params.rms_gamma)[access_id_in_token];
-    }
-  } else {
-    if (is_valid_k) {
-      *reinterpret_cast<typename ElemsPerAccess<DType>::vec_type*>(
-          norm_weight) =
-          reinterpret_cast<typename ElemsPerAccess<DType>::vec_type const*>(
-              params.rms_gamma_k)[k_thread_idx];
-    }
-  }
-
-  // Main loop: process one group of 4 tokens per iteration.
-  for (int g = group_id; g < tot_groups; g += group_stride) {
-    alignas(16) DType vals[4][kElemsPerAccess<DType>]{};
-    float warp_sum_variance[4]{0.F, 0.F, 0.F, 0.F};
-
-    if (is_q) {
-#pragma unroll
-      for (int row = 0; row < 4; ++row) {
-        int token_r = g * 4 + row;
-        if (token_r >= tot_tokens || !is_valid_q) {
-          continue;
-        }
-        int idx_r = token_r * access_stride_q + access_id_in_token;
-        *reinterpret_cast<float4*>(&vals[row][0]) =
-            reinterpret_cast<float4 const*>(params.allreduce_in)[idx_r];
-#pragma unroll
-        for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-          float x = static_cast<float>(vals[row][i]);
-          warp_sum_variance[row] += x * x;
-        }
-      }
-    } else {
-#pragma unroll
-      for (int row = 0; row < 4; ++row) {
-        int token_r = g * 4 + row;
-        if (token_r >= tot_tokens || !is_valid_k) {
-          continue;
-        }
-        int idx_r = token_r * access_stride_k + k_thread_idx;
-        *reinterpret_cast<float4*>(&vals[row][0]) =
-            reinterpret_cast<float4 const*>(params.allreduce_in_k)[idx_r];
-#pragma unroll
-        for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-          float x = static_cast<float>(vals[row][i]);
-          warp_sum_variance[row] += x * x;
-        }
-      }
-    }
-
-    local_warp_reduce_sum_array<MINIMAX_REDUCE_RMS_WARP_SIZE, float, 4>(
-        warp_sum_variance);
-    // Warp lane 0 writes its warp's partial sum to shared memory
-    int lane = threadIdx.x & (MINIMAX_REDUCE_RMS_WARP_SIZE - 1);
-    if (lane == 0) {
-#pragma unroll
-      for (int t = 0; t < 4; ++t) {
-        block_reduce_sum[t][threadIdx.x / MINIMAX_REDUCE_RMS_WARP_SIZE] =
-            warp_sum_variance[t];
-      }
-    }
-    __syncthreads();
-
-    int tid = threadIdx.x;
-
-    if (tid < MINIMAX_REDUCE_RMS_WARP_SIZE) {
-      constexpr int kNumWarpQPow2 =
-          (next_pow2(NumWarpQ) > NRanks) ? next_pow2(NumWarpQ) : NRanks;
-      float local_sum[4];
-#pragma unroll
-      for (int t = 0; t < 4; ++t) {
-        local_sum[t] = (tid < NumWarpQ) ? block_reduce_sum[t][tid] : 0.F;
-      }
-      // After this, all kNumWarpQPow2 lanes (including tid 0..NRanks-1) have
-      // the total Q sum-of-squares for all 4 tokens.
-      local_warp_reduce_sum_array<kNumWarpQPow2, float, 4>(local_sum);
-
-      if (tid < NRanks) {
-#pragma unroll
-        for (int t = 0; t < 4; ++t) {
-          if (is_neg_zero(local_sum[t])) {
-            local_sum[t] = 0.F;
-          }
-        }
-        // Parallel push: thread tid writes this rank's Q sum to rank tid's buf
-        reinterpret_cast<float4*>(
-            comm.data_bufs[tid])[(params.rank * tot_groups * 2) + (2 * g)] =
-            *reinterpret_cast<float4*>(local_sum);
-
-        // Parallel pull: thread tid reads rank tid's contribution from
-        // this rank's (params.rank's) buffer
-        bool done = false;
-        float4 var_all_ranks;
-        while (!done) {
-          done = true;
-          var_all_ranks = ld_global_volatile(&reinterpret_cast<float4*>(
-              comm.data_bufs[params.rank])[(tid * tot_groups * 2) + (2 * g)]);
-          done &= !is_neg_zero(var_all_ranks);
-        }
-
-        // Warp-level allreduce: each of the NRanks threads holds one rank's
-        // partial sum; after this all NRanks threads have the global total.
-        constexpr uint32_t kQActiveMask = (1u << NRanks) - 1u;
-        local_warp_reduce_sum_array<NRanks, float, 4>(
-            reinterpret_cast<float*>(&var_all_ranks), kQActiveMask);
-
-        // Thread 0 computes rsqrt with compile-time Dim and writes to smem
-        if (tid == 0) {
-          *reinterpret_cast<float4*>(global_scale_q) =
-              rms_rsqrt<OriginQDim>(var_all_ranks, params.rms_eps);
-        }
-      }
-    } else if (tid >= MINIMAX_REDUCE_RMS_WARP_SIZE * NumWarpQ &&
-               tid < MINIMAX_REDUCE_RMS_WARP_SIZE * (NumWarpQ + 1)) {
-      // --- K leader warp ---
-      constexpr int kNumWarpKPow2 =
-          (next_pow2(NumWarpK) > NRanks) ? next_pow2(NumWarpK) : NRanks;
-      float local_sum[4];
-#pragma unroll
-      for (int t = 0; t < 4; ++t) {
-        local_sum[t] = (k_thread_idx < NumWarpK)
-                           ? block_reduce_sum[t][NumWarpQ + k_thread_idx]
-                           : 0.F;
-      }
-      local_warp_reduce_sum_array<kNumWarpKPow2, float, 4>(local_sum);
-
-      if (k_thread_idx < NRanks) {
-#pragma unroll
-        for (int t = 0; t < 4; ++t) {
-          if (is_neg_zero(local_sum[t])) {
-            local_sum[t] = 0.F;
-          }
-        }
-        reinterpret_cast<float4*>(
-            comm.data_bufs[k_thread_idx])[(params.rank * tot_groups * 2) +
-                                          (2 * g + 1)] =
-            *reinterpret_cast<float4*>(local_sum);
-
-        bool done = false;
-        float4 var_all_ranks;
-        while (!done) {
-          done = true;
-          var_all_ranks = ld_global_volatile(&reinterpret_cast<float4*>(
-              comm.data_bufs[params.rank])[(k_thread_idx * tot_groups * 2) +
-                                           (2 * g + 1)]);
-          done &= !is_neg_zero(var_all_ranks);
-        }
-
-        constexpr uint32_t kKActiveMask = (1u << NRanks) - 1u;
-        local_warp_reduce_sum_array<NRanks, float, 4>(
-            reinterpret_cast<float*>(&var_all_ranks), kKActiveMask);
-
-        if (k_thread_idx == 0) {
-          *reinterpret_cast<float4*>(global_scale_k) =
-              rms_rsqrt<OriginKDim>(var_all_ranks, params.rms_eps);
-        }
-      }
-    }
-    __syncthreads();
-
-    if (is_q) {
-#pragma unroll
-      for (int t = 0; t < 4; ++t) {
-        warp_sum_variance[t] = global_scale_q[t];
-      }
-#pragma unroll
-      for (int r = 0; r < 4; ++r) {
-#pragma unroll
-        for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-          vals[r][i] = static_cast<DType>(static_cast<float>(vals[r][i]) *
-                                          warp_sum_variance[r] *
-                                          static_cast<float>(norm_weight[i]));
-        }
-        int token_r = g * 4 + r;
-        if (token_r >= tot_tokens || !is_valid_q) {
-          continue;
-        }
-        int idx_out = token_r * access_stride_q_out + access_id_in_token;
-        reinterpret_cast<float4*>(params.rms_norm_out)[idx_out] =
-            *reinterpret_cast<float4*>(&vals[r][0]);
-      }
-    } else {
-#pragma unroll
-      for (int t = 0; t < 4; ++t) {
-        warp_sum_variance[t] = global_scale_k[t];
-      }
-#pragma unroll
-      for (int r = 0; r < 4; ++r) {
-#pragma unroll
-        for (int i = 0; i < kElemsPerAccess<DType>; ++i) {
-          vals[r][i] = static_cast<DType>(static_cast<float>(vals[r][i]) *
-                                          warp_sum_variance[r] *
-                                          static_cast<float>(norm_weight[i]));
-        }
-        int token_r = g * 4 + r;
-        if (token_r >= tot_tokens || !is_valid_k) {
-          continue;
-        }
-        int idx_out = token_r * access_stride_k_out + k_thread_idx;
-        reinterpret_cast<float4*>(params.rms_norm_out_k)[idx_out] =
-            *reinterpret_cast<float4*>(&vals[r][0]);
-      }
-    }
-  }  // end group loop
-#if (defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900))
-  asm volatile("griddepcontrol.launch_dependents;");
-#endif
-
-  int clear_access = static_cast<int>(comm.clear_size / kElemsPerAccess<DType>);
-  int clear_stride = group_stride * blockDim.x;
-  for (int idx = group_id * blockDim.x + threadIdx.x; idx < clear_access;
-       idx += clear_stride) {
-    reinterpret_cast<float4*>(comm.clear_buf)[idx] = clear_vec;
-  }
-
-  comm.update(static_cast<int64_t>(2) * tot_groups * kElemsPerAccess<DType> *
-              NRanks);
-}
-
-int get_sm_count() {
-  static int sm_count = 0;
-  if (sm_count == 0) {
-    int device_id;
-    CUDA_CHECK(cudaGetDevice(&device_id));
-    cudaDeviceProp device_prop;
-    cudaGetDeviceProperties(&device_prop, device_id);
-    sm_count = device_prop.multiProcessorCount;
-  }
-  return sm_count;
-}
-
-inline int getSMVersion(bool queryRealSmArch = false) {
-  int device{-1};
-  CUDA_CHECK(cudaGetDevice(&device));
-  int sm_major = 0;
-  int sm_minor = 0;
-  CUDA_CHECK(cudaDeviceGetAttribute(&sm_major,
-                                    cudaDevAttrComputeCapabilityMajor, device));
-  CUDA_CHECK(cudaDeviceGetAttribute(&sm_minor,
-                                    cudaDevAttrComputeCapabilityMinor, device));
-  int sm = sm_major * 10 + sm_minor;
-  if (sm == 121 && !queryRealSmArch) {
-    return 120;
-  }
-  return sm;
-}
-
-template <typename KernelFunc>
-int get_max_active_blocks(KernelFunc kernel, int block_size,
-                          int dynamic_smem = 0) {
-  int max_active = 0;
-  CUDA_CHECK(cudaOccupancyMaxActiveBlocksPerMultiprocessor(
-      &max_active, kernel, block_size, dynamic_smem));
-  return std::max(max_active, 1);
-}
-
-template <typename DType, int NRanks>
-void minimax_reduce_rms_kernel_launcher(MiniMaxReduceRMSParams const& params) {
-  static int SM = getSMVersion();
-  int token_num = params.size_q / params.hidden_dim;
-  int sm_count = get_sm_count();
-  int cluster_size = 1;
-  int cluster_num = token_num;
-  int threads_per_token = params.hidden_dim / kElemsPerAccess<DType>;
-  int block_size = threads_per_token;
-
-  int max_blocks_per_sm = get_max_active_blocks(
-      minimax_reduce_rms_kernel_lamport<DType, NRanks>, block_size);
-  int max_grid = max_blocks_per_sm * sm_count;
-
-  int grid_size =
-      (std::min(max_grid, cluster_num * cluster_size) / cluster_size) *
-      cluster_size;
-
-  cudaLaunchConfig_t cfg;
-  cfg.gridDim = grid_size;
-  cfg.blockDim = block_size;
-  cfg.dynamicSmemBytes = 0;
-  cfg.stream = params.stream;
-
-  cudaLaunchAttribute attribute[2];
-  attribute[0].id = cudaLaunchAttributeProgrammaticStreamSerialization;
-  attribute[0].val.programmaticStreamSerializationAllowed = 1;
-  attribute[1].id = cudaLaunchAttributeClusterDimension;
-  attribute[1].val.clusterDim.x = cluster_size;
-  attribute[1].val.clusterDim.y = 1;
-  attribute[1].val.clusterDim.z = 1;
-  cfg.attrs = attribute;
-  cfg.numAttrs = SM >= 90 ? 2 : 0;
-
-  CUDA_CHECK(cudaLaunchKernelEx(
-      &cfg, minimax_reduce_rms_kernel_lamport<DType, NRanks>, params));
-}
-
-template <typename DType, int NRanks, int OriginQDim, int OriginKDim>
-void minimax_reduce_rms_kernel_launcher_float4(
-    MiniMaxReduceRMSParams const& params) {
-  TORCH_CHECK(params.size_q % params.hidden_dim == 0);
-  TORCH_CHECK(params.hidden_dim % kElemsPerAccess<DType> == 0);
-  if (params.stride_q > 0) {
-    TORCH_CHECK(params.stride_q % kElemsPerAccess<DType> == 0);
-  }
-  TORCH_CHECK(params.allreduce_in_k != nullptr,
-              "float4 QK kernel requires K input");
-  TORCH_CHECK(params.hidden_dim >= params.hidden_dim_k);
-  TORCH_CHECK(params.size_k % params.hidden_dim_k == 0);
-  TORCH_CHECK(params.hidden_dim_k % kElemsPerAccess<DType> == 0);
-  TORCH_CHECK(params.size_q / params.hidden_dim ==
-              params.size_k / params.hidden_dim_k);
-  if (params.stride_k > 0) {
-    TORCH_CHECK(params.stride_k % kElemsPerAccess<DType> == 0);
-  }
-
-  int token_num = params.size_q / params.hidden_dim;
-  int tot_groups = (token_num + 3) / 4;
-  if (tot_groups == 0) {
-    return;
-  }
-
-  static int SM = getSMVersion();
-  int sm_count = get_sm_count();
-  int cluster_size = 1;
-  int cluster_num = tot_groups;
-
-  int access_per_row_q = params.hidden_dim / kElemsPerAccess<DType>;
-  int access_per_row_k = params.hidden_dim_k / kElemsPerAccess<DType>;
-
-  // Round each section up to a warp boundary
-  auto divUp = [](int a, int b) { return (a + b - 1) / b * b; };
-  int block_size = divUp(access_per_row_q, MINIMAX_REDUCE_RMS_WARP_SIZE) +
-                   divUp(access_per_row_k, MINIMAX_REDUCE_RMS_WARP_SIZE);
-
-  auto kfn =
-      minimax_reduce_qk_rms_kernel_lamport_float4<DType, NRanks, OriginQDim,
-                                                  OriginKDim>;
-
-  int max_blocks_per_sm = get_max_active_blocks(kfn, block_size);
-  int max_grid = max_blocks_per_sm * sm_count;
-  int grid_size =
-      (std::min(max_grid, cluster_num * cluster_size) / cluster_size) *
-      cluster_size;
-
-  cudaLaunchConfig_t cfg;
-  cfg.gridDim = grid_size;
-  cfg.blockDim = block_size;
-  cfg.dynamicSmemBytes = 0;
-  cfg.stream = params.stream;
-
-  cudaLaunchAttribute attribute[2];
-  attribute[0].id = cudaLaunchAttributeProgrammaticStreamSerialization;
-  attribute[0].val.programmaticStreamSerializationAllowed = 1;
-  attribute[1].id = cudaLaunchAttributeClusterDimension;
-  attribute[1].val.clusterDim.x = cluster_size;
-  attribute[1].val.clusterDim.y = 1;
-  attribute[1].val.clusterDim.z = 1;
-  cfg.attrs = attribute;
-  cfg.numAttrs = SM >= 90 ? 2 : 0;
-
-  CUDA_CHECK(cudaLaunchKernelEx(&cfg, kfn, params));
-}
-
-template <int NRanks>
-void dispatch_dtype(MiniMaxReduceRMSParams const& params) {
-  // Use the optimized QK float4 kernel when:
-  //  - K input is present, AND
-  //  - the full (NRanks * per-rank) dimensions match the MiniMax M2 shape.
-  // Otherwise fall back to the scalar kernel.
-  bool use_float4 = (params.allreduce_in_k != nullptr) &&
-                    (params.hidden_dim * params.nranks == 6144) &&
-                    (params.hidden_dim_k * params.nranks == 1024);
-
-  if (params.dtype == at::ScalarType::Half) {
-    if (use_float4) {
-      minimax_reduce_rms_kernel_launcher_float4<half, NRanks, 6144, 1024>(
-          params);
-    } else {
-      minimax_reduce_rms_kernel_launcher<half, NRanks>(params);
-    }
-  } else if (params.dtype == at::ScalarType::BFloat16) {
-    if (use_float4) {
-      minimax_reduce_rms_kernel_launcher_float4<__nv_bfloat16, NRanks, 6144,
-                                                1024>(params);
-    } else {
-      minimax_reduce_rms_kernel_launcher<__nv_bfloat16, NRanks>(params);
-    }
-  } else if (params.dtype == at::ScalarType::Float) {
-    if (use_float4) {
-      minimax_reduce_rms_kernel_launcher_float4<float, NRanks, 6144, 1024>(
-          params);
-    } else {
-      minimax_reduce_rms_kernel_launcher<float, NRanks>(params);
-    }
-  } else {
-    TORCH_CHECK(false, "Unsupported data type for minimax_reduce_rms_op");
-  }
-}
-
-void minimax_reduce_rms_op(MiniMaxReduceRMSParams const& params) {
-  if (params.nranks == 2) {
-    dispatch_dtype<2>(params);
-  } else if (params.nranks == 4) {
-    dispatch_dtype<4>(params);
-  } else if (params.nranks == 8) {
-    dispatch_dtype<8>(params);
-  } else if (params.nranks == 16) {
-    dispatch_dtype<16>(params);
-  } else {
-    TORCH_CHECK(false, "minimax_reduce_rms_op: unsupported ranks number!");
-  }
-}
-}  // namespace tensorrt_llm
-}  // namespace vllm
-
-torch::Tensor minimax_allreduce_rms(torch::Tensor const& input,
-                                    torch::Tensor const& norm_weight,
-                                    torch::Tensor workspace, int64_t const rank,
-                                    int64_t const nranks, double const eps) {
-  auto allreduce_params = vllm::tensorrt_llm::MiniMaxReduceRMSParams();
-
-  allreduce_params.nranks = static_cast<int>(nranks);
-  allreduce_params.rank = static_cast<int>(rank);
-  allreduce_params.dtype = input.scalar_type();
-  allreduce_params.size_q = static_cast<int>(input.numel());
-  allreduce_params.hidden_dim = static_cast<int>(input.size(-1));
-  allreduce_params.stride_q = allreduce_params.hidden_dim;
-  allreduce_params.workspace =
-      reinterpret_cast<void**>(workspace.mutable_data_ptr());
-  allreduce_params.allreduce_in = input.data_ptr();
-  allreduce_params.rms_gamma = norm_weight.data_ptr();
-  allreduce_params.rms_eps = static_cast<float>(eps);
-  allreduce_params.stream = at::cuda::getCurrentCUDAStream(input.get_device());
-
-  torch::Tensor rms_norm_out = torch::empty_like(input);
-  allreduce_params.rms_norm_out = rms_norm_out.mutable_data_ptr();
-
-  vllm::tensorrt_llm::minimax_reduce_rms_op(allreduce_params);
-
-  return rms_norm_out;
-}
-
-std::tuple<torch::Tensor, torch::Tensor> minimax_allreduce_rms_qk(
-    torch::Tensor qkv, torch::Tensor const& norm_weight_q,
-    torch::Tensor const& norm_weight_k, torch::Tensor workspace,
-    int64_t const q_size, int64_t const kv_size, int64_t const rank,
-    int64_t const nranks, double const eps) {
-  TORCH_CHECK(qkv.dim() == 2, "minimax_allreduce_rms_qk: qkv must be 2D");
-  TORCH_CHECK(qkv.is_contiguous(),
-              "minimax_allreduce_rms_qk: qkv must be contiguous");
-  int64_t qkv_dim = qkv.size(-1);
-  TORCH_CHECK(qkv_dim == q_size + 2 * kv_size,
-              "minimax_allreduce_rms_qk: qkv last dim must equal "
-              "q_size + 2 * kv_size");
-  TORCH_CHECK(rank < nranks,
-              "minimax_allreduce_rms_qk: rank must be less than nranks");
-
-  int64_t num_tokens = qkv.size(0);
-  int elem_bytes = qkv.element_size();
-
-  torch::Tensor q_out = torch::empty({num_tokens, q_size}, qkv.options());
-  torch::Tensor k_out = torch::empty({num_tokens, kv_size}, qkv.options());
-
-  auto params = vllm::tensorrt_llm::MiniMaxReduceRMSParams();
-  params.nranks = static_cast<int>(nranks);
-  params.rank = static_cast<int>(rank);
-  params.dtype = qkv.scalar_type();
-  params.size_q = static_cast<int>(num_tokens * q_size);
-  params.hidden_dim = static_cast<int>(q_size);
-  params.size_k = static_cast<int>(num_tokens * kv_size);
-  params.hidden_dim_k = static_cast<int>(kv_size);
-  params.stride_q = static_cast<int>(qkv_dim);
-  params.stride_k = static_cast<int>(qkv_dim);
-  params.stride_q_out = 0;  // q_out is contiguous; kernel uses hidden_dim
-  params.stride_k_out = 0;  // k_out is contiguous; kernel uses hidden_dim_k
-  params.workspace = reinterpret_cast<void**>(workspace.mutable_data_ptr());
-
-  uint8_t* base = static_cast<uint8_t*>(qkv.data_ptr());
-  params.allreduce_in = base;
-  params.allreduce_in_k = base + q_size * elem_bytes;
-  params.rms_gamma = norm_weight_q.data_ptr();
-  params.rms_gamma_k = norm_weight_k.data_ptr();
-  params.rms_eps = static_cast<float>(eps);
-  params.stream = at::cuda::getCurrentCUDAStream(qkv.get_device());
-
-  params.rms_norm_out = q_out.mutable_data_ptr();
-  params.rms_norm_out_k = k_out.mutable_data_ptr();
-
-  vllm::tensorrt_llm::minimax_reduce_rms_op(params);
-  return {q_out, k_out};
-}
@@ -1,79 +0,0 @@
-/*
- * Copyright (c) 2026, NVIDIA CORPORATION.  All rights reserved.
- *
- * Licensed under the Apache License, Version 2.0 (the "License");
- * you may not use this file except in compliance with the License.
- * You may obtain a copy of the License at
- *
- *     http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an "AS IS" BASIS,
- * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- */
-
-#pragma once
-
-#include <cuda_bf16.h>
-#include <cuda_fp16.h>
-
-#include <torch/types.h>
-
-namespace vllm {
-namespace tensorrt_llm {
-
-template <typename DType>
-struct ElemsPerAccess;
-
-template <>
-struct ElemsPerAccess<half> {
-  static constexpr int value = 8;
-  using vec_type = float4;
-};
-
-template <>
-struct ElemsPerAccess<nv_bfloat16> {
-  static constexpr int value = 8;
-  using vec_type = float4;
-};
-
-template <>
-struct ElemsPerAccess<float> {
-  static constexpr int value = 4;
-  using vec_type = float4;
-};
-
-template <typename DType>
-static constexpr int kElemsPerAccess = ElemsPerAccess<DType>::value;
-
-struct MiniMaxReduceRMSParams {
-  int nranks{};
-  int rank{};
-  at::ScalarType dtype{at::ScalarType::Undefined};
-  int size_q{};
-  int hidden_dim{};
-  int size_k{};
-  int hidden_dim_k{};
-  int stride_q{};  // row stride for q input (elements); when > hidden_dim,
-                   // q is part of a wider qkv tensor
-  int stride_k{};  // row stride for k input (elements); when > hidden_dim_k,
-                   // k is part of a wider qkv tensor
-  int stride_q_out{};  // row stride for q output (elements); 0 = contiguous
-  int stride_k_out{};  // row stride for k output (elements); 0 = contiguous
-  void** workspace{};
-  void* allreduce_in{};
-  void* rms_norm_out{};
-  void* rms_gamma{};
-  void* allreduce_in_k{};
-  void* rms_norm_out_k{};
-  void* rms_gamma_k{};
-  float rms_eps{};
-  cudaStream_t stream{};
-};
-
-void minimax_reduce_rms_op(MiniMaxReduceRMSParams const& params);
-
-}  // namespace tensorrt_llm
-}  // namespace vllm
@@ -0,0 +1,144 @@
+/*
+ * Adapted from
+ * https://github.com/NVIDIA/TensorRT-LLM/blob/v1.3.0rc7/cpp/tensorrt_llm/kernels/tinygemm2/tinygemm2_cuda.cu
+ * Copyright (c) 2025, The vLLM team.
+ * SPDX-FileCopyrightText: Copyright (c) 2025, NVIDIA CORPORATION.
+ * All rights reserved. SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <ATen/cuda/CUDAContext.h>
+#include <c10/cuda/CUDAStream.h>
+#include <cuda.h>
+#include <cuda_runtime.h>
+#include <torch/all.h>
+#include "gpt_oss_router_gemm.cuh"
+
+void launch_gpt_oss_router_gemm(__nv_bfloat16* gA, __nv_bfloat16* gB,
+                                __nv_bfloat16* gC, __nv_bfloat16* bias,
+                                int batch_size, int output_features,
+                                int input_features, cudaStream_t stream) {
+  static int const WARP_TILE_M = 16;
+  static int const TILE_M = WARP_TILE_M;
+  static int const TILE_N = 8;
+  static int const TILE_K = 64;
+  static int const STAGES = 16;
+  static int const STAGE_UNROLL = 4;
+  static bool const PROFILE = false;
+
+  CUtensorMap weight_map{};
+  CUtensorMap activation_map{};
+
+  constexpr uint32_t rank = 2;
+  uint64_t size[rank] = {(uint64_t)input_features, (uint64_t)output_features};
+  uint64_t stride[rank - 1] = {input_features * sizeof(__nv_bfloat16)};
+  uint32_t box_size[rank] = {TILE_K, TILE_M};
+  uint32_t elem_stride[rank] = {1, 1};
+
+  CUresult res = cuTensorMapEncodeTiled(
+      &weight_map, CUtensorMapDataType::CU_TENSOR_MAP_DATA_TYPE_BFLOAT16, rank,
+      gB, size, stride, box_size, elem_stride,
+      CUtensorMapInterleave::CU_TENSOR_MAP_INTERLEAVE_NONE,
+      CUtensorMapSwizzle::CU_TENSOR_MAP_SWIZZLE_128B,
+      CUtensorMapL2promotion::CU_TENSOR_MAP_L2_PROMOTION_NONE,
+      CUtensorMapFloatOOBfill::CU_TENSOR_MAP_FLOAT_OOB_FILL_NONE);
+  TORCH_CHECK(res == CUDA_SUCCESS,
+              "cuTensorMapEncodeTiled failed for weight_map, error code=",
+              static_cast<int>(res));
+
+  size[1] = batch_size;
+  box_size[1] = TILE_N;
+
+  res = cuTensorMapEncodeTiled(
+      &activation_map, CUtensorMapDataType::CU_TENSOR_MAP_DATA_TYPE_BFLOAT16,
+      rank, gA, size, stride, box_size, elem_stride,
+      CUtensorMapInterleave::CU_TENSOR_MAP_INTERLEAVE_NONE,
+      CUtensorMapSwizzle::CU_TENSOR_MAP_SWIZZLE_128B,
+      CUtensorMapL2promotion::CU_TENSOR_MAP_L2_PROMOTION_NONE,
+      CUtensorMapFloatOOBfill::CU_TENSOR_MAP_FLOAT_OOB_FILL_NONE);
+  TORCH_CHECK(res == CUDA_SUCCESS,
+              "cuTensorMapEncodeTiled failed for activation_map, error code=",
+              static_cast<int>(res));
+
+  int smem_size = STAGES * STAGE_UNROLL *
+                  (TILE_M * TILE_K * sizeof(__nv_bfloat16) +
+                   TILE_N * TILE_K * sizeof(__nv_bfloat16));
+
+  gpuErrChk(cudaFuncSetAttribute(
+      gpt_oss_router_gemm_kernel<WARP_TILE_M, TILE_M, TILE_N, TILE_K, STAGES,
+                                 STAGE_UNROLL, PROFILE>,
+      cudaFuncAttributeMaxDynamicSharedMemorySize, smem_size));
+
+  int tiles_m = (output_features + TILE_M - 1) / TILE_M;
+  int tiles_n = (batch_size + TILE_N - 1) / TILE_N;
+
+  dim3 grid(tiles_m, tiles_n);
+  dim3 block(384);
+
+  cudaLaunchConfig_t config;
+  cudaLaunchAttribute attrs[1];
+  config.gridDim = grid;
+  config.blockDim = block;
+  config.dynamicSmemBytes = smem_size;
+  config.stream = stream;
+  config.attrs = attrs;
+  attrs[0].id = cudaLaunchAttributeProgrammaticStreamSerialization;
+  attrs[0].val.programmaticStreamSerializationAllowed = 1;
+  config.numAttrs = 1;
+
+  cudaLaunchKernelEx(
+      &config,
+      &gpt_oss_router_gemm_kernel<WARP_TILE_M, TILE_M, TILE_N, TILE_K, STAGES,
+                                  STAGE_UNROLL, PROFILE>,
+      gC, gA, gB, bias, output_features, batch_size, input_features, weight_map,
+      activation_map, nullptr);
+}
+
+void gpt_oss_router_gemm_cuda_forward(torch::Tensor& output,
+                                      torch::Tensor input, torch::Tensor weight,
+                                      torch::Tensor bias) {
+  auto const batch_size = input.size(0);
+  auto const input_dim = input.size(1);
+  auto const output_dim = weight.size(0);
+
+  auto stream = at::cuda::getCurrentCUDAStream();
+
+  if (input.scalar_type() == at::ScalarType::BFloat16) {
+    launch_gpt_oss_router_gemm((__nv_bfloat16*)input.data_ptr(),
+                               (__nv_bfloat16*)weight.data_ptr(),
+                               (__nv_bfloat16*)output.mutable_data_ptr(),
+                               (__nv_bfloat16*)bias.data_ptr(), batch_size,
+                               output_dim, input_dim, stream);
+  } else {
+    throw std::invalid_argument("Unsupported dtype, only supports bfloat16");
+  }
+}
+
+void gpt_oss_router_gemm(torch::Tensor& output, torch::Tensor input,
+                         torch::Tensor weight, torch::Tensor bias) {
+  TORCH_CHECK(input.dim() == 2, "input must be 2D");
+  TORCH_CHECK(weight.dim() == 2, "weight must be 2D");
+  TORCH_CHECK(bias.dim() == 1, "bias must be 1D");
+  TORCH_CHECK(input.sizes()[1] == weight.sizes()[1],
+              "input.size(1) must match weight.size(1)");
+  TORCH_CHECK(weight.sizes()[0] == bias.sizes()[0],
+              "weight.size(0) must match bias.size(0)");
+  TORCH_CHECK(input.scalar_type() == at::ScalarType::BFloat16,
+              "input tensor must be bfloat16");
+  TORCH_CHECK(weight.scalar_type() == at::ScalarType::BFloat16,
+              "weight tensor must be bfloat16");
+  TORCH_CHECK(bias.scalar_type() == at::ScalarType::BFloat16,
+              "bias tensor must be bfloat16");
+  gpt_oss_router_gemm_cuda_forward(output, input, weight, bias);
+}
@@ -0,0 +1,447 @@
+/*
+ * Adapted from
+ * https://github.com/NVIDIA/TensorRT-LLM/blob/v1.3.0rc7/cpp/tensorrt_llm/kernels/tinygemm2/tinygemm2_kernel.cuh
+ * Copyright (c) 2025, The vLLM team.
+ * SPDX-FileCopyrightText: Copyright (c) 2025, NVIDIA CORPORATION.
+ * All rights reserved. SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "cuda_bf16.h"
+#include <stdint.h>
+#include <stdio.h>
+#include <vector>
+
+#include "cuda_pipeline.h"
+#include <cuda.h>
+#include <cuda/barrier>
+#include <cuda/std/utility>
+#include <cuda_runtime.h>
+
+using barrier = cuda::barrier<cuda::thread_scope_block>;
+namespace cde = cuda::device::experimental;
+namespace ptx = cuda::ptx;
+
+#define gpuErrChk(ans)                    \
+  {                                       \
+    gpuAssert((ans), __FILE__, __LINE__); \
+  }
+
+inline void gpuAssert(cudaError_t code, char const* file, int line,
+                      bool abort = true) {
+  if (code != cudaSuccess) {
+    fprintf(stderr, "GPUassert: %s %s %d\n", cudaGetErrorString(code), file,
+            line);
+    if (abort) {
+      throw std::runtime_error(cudaGetErrorString(code));
+    }
+  }
+}
+
+#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900)
+__device__ uint64_t gclock64() {
+  unsigned long long int rv;
+  asm volatile("mov.u64 %0, %%globaltimer;" : "=l"(rv));
+  return rv;
+}
+
+__device__ void ldmatrix(__nv_bfloat16 rv[2], uint32_t smem_ptr) {
+  int dst;
+  asm volatile("ldmatrix.sync.aligned.x1.m8n8.shared.b16 {%0}, [%1];\n"
+               : "=r"(dst)
+               : "r"(smem_ptr));
+  int* rvi = reinterpret_cast<int*>(&rv[0]);
+  rvi[0] = dst;
+}
+
+__device__ void ldmatrix2(__nv_bfloat16 rv[4], uint32_t smem_ptr) {
+  int x, y;
+  asm volatile("ldmatrix.sync.aligned.x2.m8n8.shared.b16 {%0, %1}, [%2];\n"
+               : "=r"(x), "=r"(y)
+               : "r"(smem_ptr));
+
+  int* rvi = reinterpret_cast<int*>(&rv[0]);
+  rvi[0] = x;
+  rvi[1] = y;
+}
+
+__device__ void ldmatrix4(__nv_bfloat16 rv[8], uint32_t smem_ptr) {
+  int x, y, z, w;
+  asm volatile(
+      "ldmatrix.sync.aligned.x4.m8n8.shared.b16 {%0, %1, %2, %3}, [%4];"
+      : "=r"(x), "=r"(y), "=r"(z), "=r"(w)
+      : "r"(smem_ptr));
+  int* rvi = reinterpret_cast<int*>(&rv[0]);
+  rvi[0] = x;
+  rvi[1] = y;
+  rvi[2] = z;
+  rvi[3] = w;
+}
+
+__device__ void HMMA_1688(float d[4], __nv_bfloat16 a[4], __nv_bfloat16 b[2],
+                          float c[4]) {
+  uint32_t const* A = reinterpret_cast<uint32_t const*>(&a[0]);
+  uint32_t const* B = reinterpret_cast<uint32_t const*>(&b[0]);
+  float const* C = reinterpret_cast<float const*>(&c[0]);
+  float* D = reinterpret_cast<float*>(&d[0]);
+
+  asm volatile(
+      "mma.sync.aligned.m16n8k8.row.col.f32.bf16.bf16.f32 "
+      "{%0,%1,%2,%3}, {%4,%5}, {%6}, {%7,%8,%9,%10};\n"
+      : "=f"(D[0]), "=f"(D[1]), "=f"(D[2]), "=f"(D[3])
+      : "r"(A[0]), "r"(A[1]), "r"(B[0]), "f"(C[0]), "f"(C[1]), "f"(C[2]),
+        "f"(C[3]));
+}
+
+__device__ void HMMA_16816(float d[4], __nv_bfloat16 a[8], __nv_bfloat16 b[4],
+                           float c[4]) {
+  uint32_t const* A = reinterpret_cast<uint32_t const*>(&a[0]);
+  uint32_t const* B = reinterpret_cast<uint32_t const*>(&b[0]);
+  float const* C = reinterpret_cast<float const*>(&c[0]);
+  float* D = reinterpret_cast<float*>(&d[0]);
+
+  asm volatile(
+      "mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 "
+      "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%10,%11,%12,%13};\n"
+      : "=f"(D[0]), "=f"(D[1]), "=f"(D[2]), "=f"(D[3])
+      : "r"(A[0]), "r"(A[1]), "r"(A[2]), "r"(A[3]), "r"(B[0]), "r"(B[1]),
+        "f"(C[0]), "f"(C[1]), "f"(C[2]), "f"(C[3]));
+}
+
+__device__ void bar_wait(uint32_t bar_ptr, int phase) {
+  asm volatile(
+      "{\n"
+      ".reg .pred                P1;\n"
+      "LAB_WAIT:\n"
+      "mbarrier.try_wait.parity.shared::cta.b64 P1, [%0], %1;\n"
+      "@P1                       bra.uni DONE;\n"
+      "bra.uni                   LAB_WAIT;\n"
+      "DONE:\n"
+      "}\n" ::"r"(bar_ptr),
+      "r"(phase));
+}
+
+__device__ bool bar_try_wait(uint32_t bar_ptr, int phase) {
+  uint32_t success;
+  #ifdef INTERNAL
+  asm volatile(".pragma \"set knob DontInsertYield\";\n" : : : "memory");
+  #endif
+  asm volatile(
+      "{\n\t"
+      ".reg .pred P1; \n\t"
+      "mbarrier.try_wait.parity.shared::cta.b64 P1, [%1], %2; \n\t"
+      "selp.b32 %0, 1, 0, P1; \n\t"
+      "}"
+      : "=r"(success)
+      : "r"(bar_ptr), "r"(phase));
+  return success;
+}
+
+__device__ uint32_t elect_one_sync() {
+  uint32_t pred = 0;
+  uint32_t laneid = 0;
+  asm volatile(
+      "{\n"
+      ".reg .b32 %%rx;\n"
+      ".reg .pred %%px;\n"
+      "     elect.sync %%rx|%%px, %2;\n"
+      "@%%px mov.s32 %1, 1;\n"
+      "     mov.s32 %0, %%rx;\n"
+      "}\n"
+      : "+r"(laneid), "+r"(pred)
+      : "r"(0xFFFFFFFF));
+  return pred;
+}
+#endif
+
+struct Profile {
+  uint64_t start;
+  uint64_t weight_load_start;
+  uint64_t act_load_start;
+  uint64_t compute_start;
+  uint64_t complete;
+};
+
+template <int WARP_TILE_M, int TILE_M, int TILE_N, int TILE_K, int STAGES,
+          int STAGE_UNROLL, bool PROFILE>
+__global__ __launch_bounds__(384, 1) void gpt_oss_router_gemm_kernel(
+    __nv_bfloat16* output, __nv_bfloat16* weights, __nv_bfloat16* activations,
+    __nv_bfloat16* bias, int M, int N, int K,
+    const __grid_constant__ CUtensorMap weight_map,
+    const __grid_constant__ CUtensorMap activation_map,
+    Profile* profile = nullptr) {
+#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900)
+
+  if (PROFILE && threadIdx.x == 0 && blockIdx.y == 0)
+    profile[blockIdx.x].start = gclock64();
+
+  extern __shared__ __align__(128) char smem[];
+
+  __nv_bfloat16* sh_weights = (__nv_bfloat16*)&smem[0];
+  __nv_bfloat16* sh_activations =
+      (__nv_bfloat16*)&smem[STAGES * STAGE_UNROLL * TILE_M * TILE_K *
+                            sizeof(__nv_bfloat16)];
+
+  #pragma nv_diag_suppress static_var_with_dynamic_init
+  __shared__ barrier bar_wt_ready[STAGES];
+  __shared__ barrier bar_act_ready[STAGES];
+  __shared__ barrier bar_data_consumed[STAGES];
+
+  __shared__ float4 reduction_buffer[128];
+
+  __shared__ nv_bfloat16 sh_bias[TILE_M];
+
+  if (threadIdx.x == 0) {
+    for (int i = 0; i < STAGES; i++) {
+      init(&bar_wt_ready[i], 1);
+      init(&bar_act_ready[i], 1);
+      init(&bar_data_consumed[i], 32);
+    }
+    ptx::fence_proxy_async(ptx::space_shared);
+    asm volatile("prefetch.tensormap [%0];"
+                 :
+                 : "l"(reinterpret_cast<uint64_t>(&weight_map))
+                 : "memory");
+    asm volatile("prefetch.tensormap [%0];"
+                 :
+                 : "l"(reinterpret_cast<uint64_t>(&activation_map))
+                 : "memory");
+  }
+  __syncthreads();
+
+  int warp_id = threadIdx.x / 32;
+  int lane_id = threadIdx.x % 32;
+
+  int phase = 0;
+
+  int mib = blockIdx.x * TILE_M;
+  int ni = blockIdx.y * TILE_N;
+
+  float accum[4];
+  for (int i = 0; i < 4; i++) accum[i] = 0.f;
+
+  int const K_LOOPS_DMA =
+      (K + 4 * TILE_K * STAGE_UNROLL - 1) / (4 * (TILE_K * STAGE_UNROLL));
+  int const K_LOOPS_COMPUTE = K_LOOPS_DMA;
+
+  // Data loading thread
+  if (warp_id >= 4 && elect_one_sync()) {
+    int stage = warp_id % 4;
+
+    bool weight_warp = warp_id < 8;
+    if (!weight_warp) {
+      cudaGridDependencySynchronize();
+      cudaTriggerProgrammaticLaunchCompletion();
+    }
+
+    for (int ki = 0; ki < K_LOOPS_DMA; ki++) {
+      int k = (ki * 4 + (warp_id % 4)) * TILE_K * STAGE_UNROLL;
+
+      uint64_t desc_ptr_wt = reinterpret_cast<uint64_t>(&weight_map);
+      uint64_t desc_ptr_act = reinterpret_cast<uint64_t>(&activation_map);
+
+      uint32_t bar_ptr_wt = __cvta_generic_to_shared(&bar_wt_ready[stage]);
+      uint32_t bar_ptr_act = __cvta_generic_to_shared(&bar_act_ready[stage]);
+      int bytes_wt = TILE_M * TILE_K * sizeof(__nv_bfloat16);
+      int bytes_act = TILE_N * TILE_K * sizeof(__nv_bfloat16);
+
+      bar_wait(__cvta_generic_to_shared(&bar_data_consumed[stage]), phase ^ 1);
+
+      if (weight_warp)
+        asm volatile("mbarrier.arrive.expect_tx.shared.b64 _, [%0], %1;"
+                     :
+                     : "r"(bar_ptr_wt), "r"(STAGE_UNROLL * bytes_wt));
+      if (!weight_warp)
+        asm volatile("mbarrier.arrive.expect_tx.shared.b64 _, [%0], %1;"
+                     :
+                     : "r"(bar_ptr_act), "r"(STAGE_UNROLL * bytes_act));
+
+      if (PROFILE && blockIdx.y == 0 && ki == 0 && weight_warp)
+        profile[blockIdx.x].weight_load_start = gclock64();
+      if (PROFILE && blockIdx.y == 0 && ki == 0 && !weight_warp)
+        profile[blockIdx.x].act_load_start = gclock64();
+
+      for (int i = 0; i < STAGE_UNROLL; i++) {
+        uint32_t smem_ptr_wt = __cvta_generic_to_shared(
+            &sh_weights[(stage * STAGE_UNROLL + i) * TILE_M * TILE_K]);
+        uint32_t crd0 = k + i * TILE_K;
+        uint32_t crd1 = mib;
+        if (weight_warp)
+          asm volatile(
+              "cp.async.bulk.tensor.2d.shared::cta.global.mbarrier::complete_"
+              "tx::bytes [%0], [%1, {%3,%4}], "
+              "[%2];"
+              :
+              : "r"(smem_ptr_wt), "l"(desc_ptr_wt), "r"(bar_ptr_wt), "r"(crd0),
+                "r"(crd1)
+              : "memory");
+
+        uint32_t smem_ptr_act = __cvta_generic_to_shared(
+            &sh_activations[(stage * STAGE_UNROLL + i) * TILE_N * TILE_K]);
+        crd0 = k + i * TILE_K;
+        crd1 = ni;
+        if (!weight_warp)
+          asm volatile(
+              "cp.async.bulk.tensor.2d.shared::cta.global.mbarrier::complete_"
+              "tx::bytes [%0], [%1, {%3,%4}], "
+              "[%2];"
+              :
+              : "r"(smem_ptr_act), "l"(desc_ptr_act), "r"(bar_ptr_act),
+                "r"(crd0), "r"(crd1)
+              : "memory");
+      }
+
+      stage += 4;
+      if (stage >= STAGES) {
+        stage = warp_id % 4;
+        phase ^= 1;
+      }
+    }
+    // Wait for pending loads to be consumed before exiting, to avoid race
+    for (int i = 0; i < (STAGES / 4) - 1; i++) {
+      bar_wait(__cvta_generic_to_shared(&bar_data_consumed[stage]), phase ^ 1);
+      stage += 4;
+      if (stage >= STAGES) {
+        stage = warp_id % 4;
+        phase ^= 1;
+      }
+    }
+  }
+  // Compute threads
+  else if (warp_id < 4) {
+    // Sneak the bias load into the compute warps since they're just waiting for
+    // stuff anyway
+    if (threadIdx.x < TILE_M) sh_bias[threadIdx.x] = bias[mib + threadIdx.x];
+
+    int stage = warp_id;
+
+    int phase = 0;
+    int lane_id_div8 = lane_id / 8;
+    int lane_id_mod8 = lane_id % 8;
+
+    int lane_row_offset_wt = (lane_id_div8 % 2) ? 8 : 0;
+    int lane_col_offset_wt = (lane_id_div8 / 2) ? 1 : 0;
+
+    int row_wt = lane_id_mod8 + lane_row_offset_wt;
+    int row_act = lane_id_mod8;
+
+    int row_offset_wt = (reinterpret_cast<uintptr_t>(sh_weights) / 128) % 8;
+    int row_offset_act = row_offset_wt;
+
+    uint32_t bar_ptr_wt = __cvta_generic_to_shared(&bar_wt_ready[stage]);
+    uint32_t bar_ptr_act = __cvta_generic_to_shared(&bar_act_ready[stage]);
+
+    bool weight_ready = bar_try_wait(bar_ptr_wt, phase);
+    bool act_ready = bar_try_wait(bar_ptr_act, phase);
+
+  #pragma unroll 2
+    for (int ki = 0; ki < K_LOOPS_COMPUTE; ki++) {
+      int next_stage = stage + 4;
+      int next_phase = phase;
+      if (next_stage >= STAGES) {
+        next_stage = warp_id;
+        next_phase ^= 1;
+      }
+
+      while (!weight_ready || !act_ready) {
+        weight_ready = bar_try_wait(bar_ptr_wt, phase);
+        act_ready = bar_try_wait(bar_ptr_act, phase);
+      }
+
+      if (PROFILE && blockIdx.y == 0 && threadIdx.x == 0 && ki == 0)
+        profile[blockIdx.x].compute_start = gclock64();
+
+      if (ki + 1 < K_LOOPS_COMPUTE) {
+        weight_ready = bar_try_wait(
+            __cvta_generic_to_shared(&bar_wt_ready[next_stage]), next_phase);
+        act_ready = bar_try_wait(
+            __cvta_generic_to_shared(&bar_act_ready[next_stage]), next_phase);
+      }
+
+  #pragma unroll
+      for (int su = 0; su < STAGE_UNROLL; su++) {
+        __nv_bfloat16* ptr_weights =
+            &sh_weights[(stage * STAGE_UNROLL + su) * TILE_M * TILE_K];
+        __nv_bfloat16* ptr_act =
+            &sh_activations[(stage * STAGE_UNROLL + su) * TILE_N * TILE_K];
+
+  #pragma unroll
+        for (int kii = 0; kii < TILE_K / 16; kii++) {
+          __nv_bfloat16 a[8];
+          __nv_bfloat16 b[4];
+
+          int col = 2 * kii + lane_col_offset_wt;
+          int col_sw = ((row_wt + row_offset_wt) % 8) ^ col;
+
+          ldmatrix4(a, __cvta_generic_to_shared(
+                           &ptr_weights[row_wt * TILE_K + col_sw * 8]));
+
+          col = 2 * kii + lane_id_div8;
+          col_sw = ((row_act + row_offset_act) % 8) ^ col;
+
+          ldmatrix2(b, __cvta_generic_to_shared(
+                           &ptr_act[row_act * TILE_K + 8 * col_sw]));
+
+          HMMA_16816(accum, a, b, accum);
+        }
+      }
+
+      uint32_t bar_c = __cvta_generic_to_shared(&bar_data_consumed[stage]);
+      asm volatile("mbarrier.arrive.shared::cta.b64 _, [%0];" : : "r"(bar_c));
+
+      stage = next_stage;
+      phase = next_phase;
+    }
+
+    float4 accum4;
+    accum4.x = accum[0];
+    accum4.y = accum[1];
+    accum4.z = accum[2];
+    accum4.w = accum[3];
+    reduction_buffer[threadIdx.x] = accum4;
+
+    __syncthreads();
+
+    if (warp_id == 0) {
+      int mi = mib + warp_id * WARP_TILE_M;
+      int tm = mi + lane_id / 4;
+      int tn = ni + 2 * (lane_id % 4);
+
+      float4 accum1 = reduction_buffer[32 + threadIdx.x];
+      float4 accum2 = reduction_buffer[64 + threadIdx.x];
+      float4 accum3 = reduction_buffer[96 + threadIdx.x];
+
+      accum[0] = accum[0] + accum1.x + accum2.x + accum3.x;
+      accum[1] = accum[1] + accum1.y + accum2.y + accum3.y;
+      accum[2] = accum[2] + accum1.z + accum2.z + accum3.z;
+      accum[3] = accum[3] + accum1.w + accum2.w + accum3.w;
+
+      float bias_lo = __bfloat162float(sh_bias[tm - mib]);
+      float bias_hi = __bfloat162float(sh_bias[tm + 8 - mib]);
+
+      if (tn < N && tm < M)
+        output[tn * M + tm] = __float2bfloat16(accum[0] + bias_lo);
+      if (tn + 1 < N && tm < M)
+        output[(tn + 1) * M + tm] = __float2bfloat16(accum[1] + bias_lo);
+      if (tn < N && tm + 8 < M)
+        output[tn * M + tm + 8] = __float2bfloat16(accum[2] + bias_hi);
+      if (tn + 1 < N && tm + 8 < M)
+        output[(tn + 1) * M + tm + 8] = __float2bfloat16(accum[3] + bias_hi);
+
+      if (PROFILE && blockIdx.y == 0 && threadIdx.x == 0)
+        profile[blockIdx.x].complete = gclock64();
+    }
+  }
+#endif  // end if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 900)
+}
@@ -108,15 +108,6 @@ QUANT_CONFIGS = [
        "thread_m_blocks": THREAD_M_BLOCKS,
        "group_blocks": [2],
    },
-    # MXFP8
-    {
-        "a_type": ["kBFloat16"],
-        "b_type": "kFE4M3fn",
-        "s_type": "kFE8M0fnu",
-        "thread_configs": THREAD_CONFIGS,
-        "thread_m_blocks": THREAD_M_BLOCKS,
-        "group_blocks": [2],
-    },
    # AWQ-INT4 with INT8 activation
    {
        "a_type": ["kS8"],
@@ -343,8 +343,6 @@ __global__ void Marlin(
  if constexpr (b_type == vllm::kFE2M1f) {
    static_assert(s_type == vllm::kFE4M3fn && group_blocks == 1 ||
                  s_type == vllm::kFE8M0fnu && group_blocks == 2);
-  } else if constexpr (b_type == vllm::kFE4M3fn && s_type == vllm::kFE8M0fnu) {
-    static_assert(group_blocks == 2);
  } else if constexpr (std::is_same<scalar_t, nv_bfloat16>::value) {
    static_assert(s_type == vllm::kBFloat16);
  } else if constexpr (std::is_same<scalar_t, half>::value) {
@@ -359,10 +357,9 @@ __global__ void Marlin(
  constexpr bool is_int_type = b_type == vllm::kU4 || b_type == vllm::kU8 ||
                               b_type == vllm::kS4 || b_type == vllm::kS8 ||
                               b_type == vllm::kU4B8 || b_type == vllm::kU8B128;
-  constexpr bool is_8bit_scale = s_type.size_bits() == 8;
  // see comments of dequant.h for more details
  constexpr bool dequant_skip_flop =
-      is_a_8bit || (b_type == vllm::kFE4M3fn && !(s_type == vllm::kFE8M0fnu)) ||
+      is_a_8bit || b_type == vllm::kFE4M3fn ||
      b_type == vllm::kFE2M1f && s_type == vllm::kFE4M3fn ||
      has_zp && !is_zp_float && !std::is_same<scalar_t, nv_bfloat16>::value ||
      has_zp && !is_zp_float && !(b_type == vllm::kU8);
@@ -376,7 +373,7 @@ __global__ void Marlin(
  const int group_size =
      (!has_act_order && group_blocks == -1) ? prob_k : prob_k / num_groups;
  const int scales_expert_stride =
-      prob_n * prob_k / group_size / (is_8bit_scale ? 16 : 8);
+      prob_n * prob_k / group_size / (b_type == vllm::kFE2M1f ? 16 : 8);
  const int zp_expert_stride =
      is_zp_float ? prob_n * prob_k / group_size / 8
                  : prob_n * prob_k / group_size / (pack_factor * 4);
@@ -695,8 +692,9 @@ __global__ void Marlin(
  constexpr int b_sh_wr_iters = b_sh_stage / b_sh_wr_delta;

  // Scale sizes/strides without act_order
-  int s_gl_stride = prob_n / (is_8bit_scale ? 16 : 8);
-  constexpr int s_sh_stride = 16 * thread_n_blocks / (is_8bit_scale ? 16 : 8);
+  int s_gl_stride = prob_n / (b_type == vllm::kFE2M1f ? 16 : 8);
+  constexpr int s_sh_stride =
+      16 * thread_n_blocks / (b_type == vllm::kFE2M1f ? 16 : 8);
  constexpr int s_tb_groups =
      !has_act_order && group_blocks != -1 && group_blocks < thread_k_blocks
          ? thread_k_blocks / group_blocks
@@ -1133,7 +1131,7 @@ __global__ void Marlin(

          int4* sh_s_stage = sh_s + s_sh_stage * pipe;

-          if constexpr (!is_8bit_scale) {
+          if constexpr (b_type_id != vllm::kFE2M1f.id()) {
            reinterpret_cast<int4*>(&frag_s[k % 2])[0] =
                sh_s_stage[s_sh_rd + cur_group_id * s_sh_stride];
          } else {
@@ -1142,7 +1140,7 @@ __global__ void Marlin(
                    sh_s_stage)[s_sh_rd + cur_group_id * (2 * s_sh_stride)];
          }
        } else if (group_blocks >= b_sh_wr_iters) {
-          if constexpr (!is_8bit_scale) {
+          if constexpr (b_type_id != vllm::kFE2M1f.id()) {
            reinterpret_cast<int4*>(&frag_s[1])[0] =
                reinterpret_cast<int4*>(&frag_s[0])[0];
          } else {
@@ -1343,7 +1341,7 @@ __global__ void Marlin(
      }
    }

-    if constexpr (s_type == vllm::kFE4M3fn || s_type == vllm::kFE8M0fnu) {
+    if constexpr (b_type == vllm::kFE2M1f) {
      int s_quant_0 = reinterpret_cast<int*>(frag_s[k2])[0];
      int s_quant_1 = reinterpret_cast<int*>(frag_s[k2])[1];

@@ -599,9 +599,6 @@ torch::Tensor moe_wna16_marlin_gemm(
                  "When b_type = float4_e2m1f, b_scale scalar type must be",
                  "float8_e4m3fn (for NVFP4) or float8_e8m0fnu (for MXFP4).");
    }
-  } else if (b_type_id == vllm::kFE4M3fn.id() &&
-             b_scales.scalar_type() == at::ScalarType::Float8_e8m0fnu) {
-    s_type_id = vllm::kFE8M0fnu.id();
  }

  vllm::ScalarType a_type = vllm::ScalarType::from_id(a_type_id);
@@ -70,4 +70,8 @@ torch::Tensor router_gemm_bf16_fp32(torch::Tensor const& input,
 // Supports num_tokens in [1, 16], num_experts in {256, 384}, hidden_dim = 7168
 void dsv3_router_gemm(torch::Tensor& output, const torch::Tensor& mat_a,
                      const torch::Tensor& mat_b);
+
+// gpt-oss optimized router GEMM kernel for SM90+
+void gpt_oss_router_gemm(torch::Tensor& output, torch::Tensor input,
+                         torch::Tensor weight, torch::Tensor bias);
 #endif
@@ -132,6 +132,12 @@ TORCH_LIBRARY_EXPAND(TORCH_EXTENSION_NAME, m) {
  // DeepSeek V3 optimized router GEMM for SM90+
  m.def("dsv3_router_gemm(Tensor! output, Tensor mat_a, Tensor mat_b) -> ()");
  // conditionally compiled so impl registration is in source file
+
+  // gpt-oss optimized router GEMM kernel for SM90+
+  m.def(
+      "gpt_oss_router_gemm(Tensor! output, Tensor input, Tensor weights, "
+      "Tensor bias) -> ()");
+  m.impl("gpt_oss_router_gemm", torch::kCUDA, &gpt_oss_router_gemm);
 #endif
 }

@@ -1,275 +0,0 @@
-// SPDX-License-Identifier: Apache-2.0
-// SPDX-FileCopyrightText: Copyright contributors to the vLLM project
-
-// NVFP4 KV cache store kernel.
-// Quantizes bf16 key/value to packed FP4 + FP8 block scales and writes them
-// into the paged KV cache.
-//
-// Per page layout: [K_data | K_scale | V_data | V_scale]
-// Both data and scale regions are contiguous per head, enabling direct
-// TMA descriptor use.
-//
-// Reuses device functions from nvfp4_utils.cuh:
-//   - cvt_warp_fp16_to_fp4()  for bf16 → fp4 quantization + block scale
-//   - pack_fp4()              for packing float pairs to fp4
-//   - reciprocal_approximate_ftz() for fast reciprocal
-
-#define NVFP4_ENABLE_ELTS16 1
-#include "libtorch_stable/quantization/fp4/nvfp4_utils.cuh"
-
-#include <ATen/cuda/CUDAContext.h>
-#include <c10/cuda/CUDAGuard.h>
-#include <torch/all.h>
-
-#include "dispatch_utils.h"
-
-namespace vllm {
-
-// Compute swizzled scale offset for SM100 trtllm-gen MHA kernel.
-// The swizzle pattern for HND layout is:
-//   [T//4, 4, 4, S//4] → permute(0, 2, 3, 1) → reshape to [T, S]
-// where T = block_size (page_size), S = scale_dim = head_size // 16.
-//
-// For a linear (t, s) position, the swizzled position is:
-//   swizzled_t = (t / 4) * 4 + (s / (S / 4))
-//   swizzled_s = (s % (S / 4)) * 4 + (t % 4)
-__device__ __forceinline__ int swizzle_scale_offset(int t, int s,
-                                                    int scale_dim) {
-  int s_group = scale_dim / 4;
-  int swizzled_t = (t / 4) * 4 + (s / s_group);
-  int swizzled_s = (s % s_group) * 4 + (t % 4);
-  return swizzled_t * scale_dim + swizzled_s;
-}
-
-// Kernel: quantize bf16 key/value to NVFP4 and store in paged KV cache.
-//
-// Takes separate data and scale cache pointers for K and V.
-// Within each KV side, data and scale are separate contiguous regions.
-//
-// Threading: one CUDA block per token, threads process heads and
-// groups of 16 elements within each head.
-template <typename scalar_t>
-__global__ void reshape_and_cache_nvfp4_kernel(
-    const scalar_t* __restrict__ key,      // [num_tokens, num_heads, head_size]
-    const scalar_t* __restrict__ value,    // [num_tokens, num_heads, head_size]
-    uint8_t* __restrict__ key_data_cache,  // data region for K
-    uint8_t* __restrict__ value_data_cache,    // data region for V
-    uint8_t* __restrict__ key_scale_cache,     // scale region for K
-    uint8_t* __restrict__ value_scale_cache,   // scale region for V
-    const int64_t* __restrict__ slot_mapping,  // [num_actual_tokens]
-    const float* __restrict__ k_scale_ptr,     // pointer to checkpoint k_scale
-    const float* __restrict__ v_scale_ptr,     // pointer to checkpoint v_scale
-    const int64_t key_stride,                  // key.stride(0) in elements
-    const int64_t value_stride,                // value.stride(0) in elements
-    const int num_heads, const int head_size, const int block_size,
-    const int64_t data_block_stride,         // data cache stride for dim 0
-    const int64_t data_head_stride,          // data cache stride for heads
-    const int64_t data_block_offset_stride,  // data cache stride for tokens
-    const int64_t scale_block_stride,        // scale cache stride for dim 0
-    const int64_t scale_head_stride,         // scale cache stride for heads
-    const int64_t scale_block_offset_stride  // scale cache stride for tokens
-) {
-  using CudaType = typename CUDATypeConverter<scalar_t>::Type;
-  using PVec = PackedVec<CudaType, CVT_FP4_PACK16>;
-
-  static constexpr int ELTS = CVT_FP4_ELTS_PER_THREAD;  // 16 or 8
-  static constexpr int THREADS_PER_SF = CVT_FP4_SF_VEC_SIZE / ELTS;
-
-  const int64_t token_idx = blockIdx.x;
-  const int64_t slot_idx = slot_mapping[token_idx];
-  if (slot_idx < 0) return;
-
-  const int64_t block_idx = slot_idx / block_size;
-  const int block_offset = static_cast<int>(slot_idx % block_size);
-
-  const int scale_dim = head_size / 16;
-  const int groups_per_head = head_size / CVT_FP4_SF_VEC_SIZE;
-
-  const int total_groups = num_heads * groups_per_head;
-  const int tid = threadIdx.x;
-  const int num_thread_groups = blockDim.x / THREADS_PER_SF;
-  const int tg_id = tid / THREADS_PER_SF;
-  const int tg_lane = tid % THREADS_PER_SF;
-
-  // Process both K (kv=0) and V (kv=1)
-#pragma unroll
-  for (int kv = 0; kv < 2; kv++) {
-    const scalar_t* __restrict__ src = (kv == 0) ? key : value;
-    const float global_scale = 1.0f / ((kv == 0) ? *k_scale_ptr : *v_scale_ptr);
-    const int64_t src_stride = (kv == 0) ? key_stride : value_stride;
-    uint8_t* __restrict__ data_cache =
-        (kv == 0) ? key_data_cache : value_data_cache;
-    uint8_t* __restrict__ sc_cache =
-        (kv == 0) ? key_scale_cache : value_scale_cache;
-
-    // Source pointer for this token (use actual stride, not assumed contiguous)
-    const CudaType* __restrict__ token_src =
-        reinterpret_cast<const CudaType*>(src) + token_idx * src_stride;
-
-    // Destination bases in data and scale caches for this token's block
-    uint8_t* __restrict__ data_block =
-        data_cache + block_idx * data_block_stride;
-    uint8_t* __restrict__ scale_block =
-        sc_cache + block_idx * scale_block_stride;
-
-    for (int g = tg_id; g < total_groups; g += num_thread_groups) {
-      const int head = g / groups_per_head;
-      const int group_in_head = g % groups_per_head;
-
-      // Load 16 (or 8) bf16 elements from source
-      PVec in_vec;
-      const CudaType* __restrict__ src_ptr =
-          token_src + head * head_size + group_in_head * CVT_FP4_SF_VEC_SIZE +
-          tg_lane * ELTS;
-
-#pragma unroll
-      for (int i = 0; i < ELTS / 2; i++) {
-        in_vec.elts[i] = reinterpret_cast<
-            const typename PackedTypeConverter<CudaType>::Type*>(src_ptr)[i];
-      }
-
-      // Quantize: produces packed fp4 and writes scale factor.
-      uint8_t sf_val;
-      uint8_t* sf_out_ptr = (tg_lane == 0) ? &sf_val : nullptr;
-
-      fp4_packed_t packed = cvt_warp_fp16_to_fp4<CudaType, THREADS_PER_SF>(
-          in_vec, global_scale, sf_out_ptr);
-
-      // Write packed FP4 data to data cache
-      uint8_t* __restrict__ data_dst = data_block + head * data_head_stride +
-                                       block_offset * data_block_offset_stride;
-
-#if CVT_FP4_PACK16
-      {
-        // 16 elements → 8 bytes (u32x2)
-        int data_byte_offset = group_in_head * 8;
-        reinterpret_cast<uint64_t*>(data_dst + data_byte_offset)[0] =
-            (uint64_t(packed.hi) << 32) | uint64_t(packed.lo);
-      }
-#else
-      {
-        // 8 elements → 4 bytes (uint32_t)
-        int data_byte_offset =
-            group_in_head * CVT_FP4_SF_VEC_SIZE / 2 + tg_lane * ELTS / 2;
-        reinterpret_cast<uint32_t*>(data_dst + data_byte_offset)[0] = packed;
-      }
-#endif
-
-      // Write block scale to scale cache.
-      // K (kv==0): linear layout (no swizzle).
-      // V (kv==1): swizzled layout for SM100 trtllm-gen MHA kernel.
-      if (sf_out_ptr != nullptr) {
-        int scale_idx = group_in_head;
-        uint8_t* __restrict__ scale_dst;
-        if (kv == 0) {
-          scale_dst = scale_block + head * scale_head_stride +
-                      block_offset * scale_block_offset_stride + scale_idx;
-        } else {
-          int swizzled_offset =
-              swizzle_scale_offset(block_offset, scale_idx, scale_dim);
-          int swizzled_t = swizzled_offset / scale_dim;
-          int swizzled_s = swizzled_offset % scale_dim;
-          scale_dst = scale_block + head * scale_head_stride +
-                      swizzled_t * scale_block_offset_stride + swizzled_s;
-        }
-        *scale_dst = sf_val;
-      }
-    }
-  }
-}
-
-}  // namespace vllm
-
-// Non-template entry point callable from cache_kernels.cu.
-// Receives key_cache/value_cache as kv_cache[:, 0] and kv_cache[:, 1].
-// Each KV side contains both data and scale:
-//   page = [K_data | K_scale | V_data | V_scale]
-void reshape_and_cache_nvfp4_dispatch(torch::Tensor& key, torch::Tensor& value,
-                                      torch::Tensor& key_cache,
-                                      torch::Tensor& value_cache,
-                                      torch::Tensor& slot_mapping,
-                                      torch::Tensor& k_scale,
-                                      torch::Tensor& v_scale) {
-  int num_tokens = slot_mapping.size(0);
-  int num_heads = key.size(1);
-  int head_size = key.size(2);
-  int data_dim = head_size / 2;
-  int scale_dim = head_size / 16;
-  int full_dim = data_dim + scale_dim;
-
-  // key_cache is kv_cache[:, 0] with shape
-  // [num_blocks, block_size, num_heads, full_dim] in logical order.
-  // Strides encode the physical layout (HND or NHD).
-  TORCH_CHECK(key_cache.dim() == 4, "key_cache must be 4D");
-  TORCH_CHECK(key_cache.size(3) == full_dim,
-              "key_cache last dim must be data_dim + scale_dim, got ",
-              key_cache.size(3), " expected ", full_dim);
-
-  int block_size = key_cache.size(1);
-
-  TORCH_CHECK(head_size % 16 == 0,
-              "head_size must be divisible by 16 for NVFP4 KV cache");
-  TORCH_CHECK(block_size % 4 == 0,
-              "block_size must be divisible by 4 for NVFP4 KV cache swizzle");
-
-  // Detect physical layout from strides (based on full_dim).
-  // HND: head stride > block_offset stride.
-  bool is_hnd = key_cache.stride(2) > key_cache.stride(1);
-
-  int64_t data_block_stride = key_cache.stride(0);  // page_bytes
-  int64_t data_head_stride, data_block_offset_stride;
-  if (is_hnd) {
-    data_head_stride = (int64_t)block_size * data_dim;
-    data_block_offset_stride = data_dim;
-  } else {
-    data_head_stride = data_dim;
-    data_block_offset_stride = (int64_t)num_heads * data_dim;
-  }
-
-  // Page layout: [K_data | K_scale | V_data | V_scale]
-  // Scale follows data within each KV side.
-  int64_t data_per_kv = (int64_t)num_heads * block_size * data_dim;
-
-  uint8_t* key_scale_ptr = key_cache.data_ptr<uint8_t>() + data_per_kv;
-  uint8_t* value_scale_ptr = value_cache.data_ptr<uint8_t>() + data_per_kv;
-
-  // Scale strides: same page stride, inner strides from layout.
-  int64_t scale_block_stride = data_block_stride;
-  int64_t scale_head_stride, scale_block_offset_stride;
-  if (is_hnd) {
-    scale_head_stride = (int64_t)block_size * scale_dim;
-    scale_block_offset_stride = scale_dim;
-  } else {
-    scale_head_stride = scale_dim;
-    scale_block_offset_stride = (int64_t)num_heads * scale_dim;
-  }
-
-  const float* k_scale_ptr = k_scale.data_ptr<float>();
-  const float* v_scale_ptr = v_scale.data_ptr<float>();
-
-  int groups_per_head = head_size / CVT_FP4_SF_VEC_SIZE;
-  int total_groups = num_heads * groups_per_head;
-  constexpr int THREADS_PER_SF = CVT_FP4_SF_VEC_SIZE / CVT_FP4_ELTS_PER_THREAD;
-  int num_threads = std::min(total_groups * THREADS_PER_SF, 512);
-  num_threads = ((num_threads + 31) / 32) * 32;
-
-  dim3 grid(num_tokens);
-  dim3 block(num_threads);
-
-  const at::cuda::OptionalCUDAGuard device_guard(device_of(key));
-  const cudaStream_t stream = at::cuda::getCurrentCUDAStream();
-
-  AT_DISPATCH_REDUCED_FLOATING_TYPES(
-      key.scalar_type(), "reshape_and_cache_nvfp4", [&] {
-        vllm::reshape_and_cache_nvfp4_kernel<scalar_t>
-            <<<grid, block, 0, stream>>>(
-                key.data_ptr<scalar_t>(), value.data_ptr<scalar_t>(),
-                key_cache.data_ptr<uint8_t>(), value_cache.data_ptr<uint8_t>(),
-                key_scale_ptr, value_scale_ptr,
-                slot_mapping.data_ptr<int64_t>(), k_scale_ptr, v_scale_ptr,
-                key.stride(0), value.stride(0), num_heads, head_size,
-                block_size, data_block_stride, data_head_stride,
-                data_block_offset_stride, scale_block_stride, scale_head_stride,
-                scale_block_offset_stride);
-      });
-}
@@ -1,7 +1,6 @@
 #pragma once

 #include <optional>
-#include <string>
 #include <torch/library.h>
 #include <tuple>

@@ -54,12 +53,12 @@ void paged_attention_v2(
    const int64_t blocksparse_vert_stride, const int64_t blocksparse_block_size,
    const int64_t blocksparse_head_sliding_step);

-void merge_attn_states(
-    torch::Tensor& output, std::optional<torch::Tensor> output_lse,
-    const torch::Tensor& prefix_output, const torch::Tensor& prefix_lse,
-    const torch::Tensor& suffix_output, const torch::Tensor& suffix_lse,
-    const std::optional<int64_t> prefill_tokens_with_context,
-    const std::optional<torch::Tensor>& output_scale = std::nullopt);
+void merge_attn_states(torch::Tensor& output,
+                       std::optional<torch::Tensor> output_lse,
+                       const torch::Tensor& prefix_output,
+                       const torch::Tensor& prefix_lse,
+                       const torch::Tensor& suffix_output,
+                       const torch::Tensor& suffix_lse);
 #ifndef USE_ROCM
 void convert_vertical_slash_indexes(
    torch::Tensor& block_count,      // [BATCH, N_HEADS, NUM_ROWS]
@@ -97,8 +96,7 @@ void fused_qk_norm_rope(torch::Tensor& qkv, int64_t num_heads_q,
                        int64_t num_heads_k, int64_t num_heads_v,
                        int64_t head_dim, double eps, torch::Tensor& q_weight,
                        torch::Tensor& k_weight, torch::Tensor& cos_sin_cache,
-                        bool is_neox, torch::Tensor& position_ids,
-                        int64_t forced_token_heads_per_warp);
+                        bool is_neox, torch::Tensor& position_ids);

 void apply_repetition_penalties_(torch::Tensor& logits,
                                 const torch::Tensor& prompt_mask,
@@ -116,9 +114,9 @@ void top_k_per_row_decode(const torch::Tensor& logits, int64_t next_n,
                          int64_t numRows, int64_t stride0, int64_t stride1,
                          int64_t topK);

-void persistent_topk(const torch::Tensor& logits, const torch::Tensor& lengths,
-                     torch::Tensor& output, torch::Tensor& workspace, int64_t k,
-                     int64_t max_seq_len);
+void large_context_topk(const torch::Tensor& score, torch::Tensor& indices,
+                        const torch::Tensor& lengths,
+                        std::optional<torch::Tensor> row_starts_opt);

 void rms_norm_static_fp8_quant(torch::Tensor& out, torch::Tensor& input,
                               torch::Tensor& weight, torch::Tensor& scale,
@@ -145,12 +143,6 @@ void rms_norm_per_block_quant(torch::Tensor& out, torch::Tensor const& input,
                              std::optional<torch::Tensor> residual,
                              int64_t group_size, bool is_scale_transposed);

-void silu_and_mul_per_block_quant(torch::Tensor& out,
-                                  torch::Tensor const& input,
-                                  torch::Tensor& scales, int64_t group_size,
-                                  std::optional<torch::Tensor> scale_ub,
-                                  bool is_scale_transposed);
-
 void rotary_embedding(torch::Tensor& positions, torch::Tensor& query,
                      std::optional<torch::Tensor> key, int64_t head_size,
                      torch::Tensor& cos_sin_cache, bool is_neox);
@@ -310,16 +302,4 @@ int64_t qr_max_size();
 #ifndef USE_ROCM
 void dsv3_fused_a_gemm(torch::Tensor& output, torch::Tensor const& mat_a,
                       torch::Tensor const& mat_b);
-#endif
-
-#ifndef USE_ROCM
-torch::Tensor minimax_allreduce_rms(torch::Tensor const& input,
-                                    torch::Tensor const& norm_weight,
-                                    torch::Tensor workspace, int64_t const rank,
-                                    int64_t const nranks, double const eps);
-std::tuple<torch::Tensor, torch::Tensor> minimax_allreduce_rms_qk(
-    torch::Tensor qkv, torch::Tensor const& norm_weight_q,
-    torch::Tensor const& norm_weight_k, torch::Tensor workspace,
-    int64_t const q_size, int64_t const kv_size, int64_t const rank,
-    int64_t const nranks, double const eps);
-#endif
+#endif
--- a/Show More
+++ b/Show More