Logo
Explore Help
Sign In
Karylab-cklius/vllm
Watch 1
Star 0
Fork 1
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
Files
bde0efdbb78a57dc10375e8d0686cf862332192c
vllm/tests/kernels/core
T
History
Yongye ZhuandGitHub 706a04d34b [DSV4] Add silu clamp limit to shared expert (#40950)
Signed-off-by: Yongye Zhu <zyy1102000@gmail.com>
2026-04-27 00:37:43 -07:00
..
test_activation.py
[DSV4] Add silu clamp limit to shared expert (#40950)
2026-04-27 00:37:43 -07:00
test_apply_rotary_emb.py
…
test_cpu_activation.py
…
test_fused_q_kv_rmsnorm.py
…
test_fused_qk_norm_rope.py
…
test_fused_quant_layernorm.py
…
test_fused_rms_norm_gated.py
…
test_fused_silu_mul_block_quant.py
…
test_layernorm.py
…
test_minimax_reduce_rms.py
…
test_mrope.py
…
test_opcheck.py
…
test_permute_cols.py
…
test_pos_encoding.py
…
test_rotary_embedding_mla_cache_fused.py
…
test_rotary_embedding.py
…
test_uva.py
…
test_vit_bilinear_pos_embed.py
…
test_vit_fp8_attn.py
[Perf] FP8 FlashInfer Attn for ViT (#38065)
2026-04-27 13:44:15 +08:00
test_vit_fp8_quant.py
[Perf] FP8 FlashInfer Attn for ViT (#38065)
2026-04-27 13:44:15 +08:00
test_vit_fp8_scaling.py
[Perf] FP8 FlashInfer Attn for ViT (#38065)
2026-04-27 13:44:15 +08:00
Powered by Gitea Version: 1.27.1 Page: 4344ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API