Karylab-cklius/vllm
1
0
Fork 1
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
14,386 Commits 352 Branches 175 Tags
fa6a6be51978bd4b49ba0da17039e60f96dc5b13
Commit Graph
1 Commits
Author SHA1 Message Date
chenlangGitHubchenlang
 		1e9a77e037 [Hardware][RISC-V] Add riscv64 support for vLLM with scalar (#22112) 
Signed-off-by: chenlang <chen.lang5@zte.com.cn>
Co-authored-by: chenlang <10346245@zte.com.cn>
 2025-09-25 20:46:11 +08:00